



February 1977

**Application Techniques  
for the MCS-48™ Family**

Lionel Smith  
Microcomputer Applications



**INTRODUCTION**


The INTEL<sup>®</sup> MCS-48<sup>™</sup> family consists of a series of seven parts, including three processors, which take advantage of the latest advances in silicon technology to provide the system designer with an effective solution to a wide variety of design problems. The significant contribution of the MCS-48 family is that instead of consisting of integrated microcomputer components it consists of integrated microcomputer systems. A single integrated circuit contains the processor, RAM, ROM (or PROM), a timer, and I/O.

This application note suggests a variety of application techniques which are useful with the MCS-48. Rather than presenting the design of a complete system it describes the implementation of "subsystems" which are common to many micropro-

cessor based systems. The subsystems described are analog input and output, the use of tables for function evaluation, receiving serial code, transmitting serial code, and parity generation. After an overview of the MCS-48 family these areas are discussed in a more or less independent manner.

**THE MCS-48<sup>™</sup> FAMILY**

The processors in the MCS-48 family all share an identical architecture. The only significant difference is the type of on board program storage which is provided. The 8748 (see Figure 1) includes 1024 bytes of erasable, programmable, ROM (EPROM), the 8048 replaces the EPROM with an equivalent amount of mask programmed ROM, and the 8035 provides the CPU function with no on board program storage. All three of these processors



MCS-48<sup>™</sup> Internal Structure

## INSTRUCTION SET

Mnemonic	Description	Bytes	Cycle	Mnemonic	Description	Bytes	Cycles			
Accumulator	ADD A, R	Add register to A	1	1	Subroutine	CALL	Jump to subroutine	2	2	
	ADD A, @R	Add data memory to A	1	1		RET	Return	1	2	
	ADD A, #data	Add immediate to A	2	2		RETR	Return and restore status	1	2	
	ADDC A, R	Add register with carry	1	1	Flags	CLR C	Clear Carry	1	1	
	ADDC A, @R	Add data memory with carry	1	1		CPL C	Complement Carry	1	1	
	ADDC A, #data	Add immediate with carry	2	2		CLR F0	Clear Flag 0	1	1	
	ANL A, R	And register to A	1	1		CPL F0	Complement Flag 0	1	1	
	ANL A, @R	And data memory to A	1	1		CLR F1	Clear Flag 1	1	1	
	ANL A, #data	And immediate to A	2	2		CPL F1	Complement Flag 1	1	1	
	ORL A, R	Or register to A	1	1	Data Movers	MOV A, R	Move register to A	1	1	
	ORL A, @R	Or data memory to A	1	1		MOV A, @R	Move data memory to A	1	1	
	ORL A, #data	Or immediate to A	2	2		MOV A, #data	Move immediate to A	2	2	
	XRL A, R	Exclusive Or register to A	1	1		MOV R, A	Move A to register	1	1	
	XRL A, @R	Exclusive or data memory to A	1	1		MOV @R, A	Move A to data memory	1	1	
	XRL A, #data	Exclusive or immediate to A	2	2		MOV R, #data	Move immediate to register	2	2	
	INC A	Increment A	1	1		MOV @R, #data	Move immediate to data memory	2	2	
	DEC A	Decrement A	1	1		MOV A, PSW	Move PSW to A	1	1	
	CLR A	Clear A	1	1		MOV PSW, A	Move A to PSW	1	1	
	CPL A	Complement A	1	1		XCH A, R	Exchange A and register	1	1	
	DA A	Decimal Adjust A	1	1		XCH A, @R	Exchange A and data memory	1	1	
	SWAP A	Swap nibbles of A	1	1		XCHD A, @R	Exchange nibble of A and register	1	1	
	RL A	Rotate A left	1	1	MOVX A, @R	Move external data memory to A	1	2		
	RLC A	Rotate A left through carry	1	1	MOVX @R, A	Move A to external data memory	1	2		
	RR A	Rotate A right	1	1	MOV P, A	Move to A from current page	1	2		
	RRC A	Rotate A right through carry	1	1	MOV P3 A, @A	Move to A from Page 3	1	2		
	Input/Output	IN A, P	Input port to A	1	2	Timer/Counter	MOV A, T	Read Timer/Counter	1	1
		OUTL P, A	Output A to port	1	2		MOV T, A	Load Timer/Counter	1	1
		ANL P, #data	And immediate to port	2	2		STRT T	Start Timer	1	1
		ORL P, #data	Or immediate to port	2	2		STRT CNT	Start Counter	1	1
		INS A, BUS	Input BUS to A	1	2		STOP TCNT	Stop Timer/Counter	1	1
		OUTL BUS, A	Output A to BUS	1	2		EN TCNTI	Enable Timer/Counter Interrupt	1	1
		ANL BUS, #data	And immediate to BUS	2	2	DIS TCNTI	Disable Timer/Counter Interrupt	1	1	
		ORL BUS, #data	Or immediate to BUS	2	2	Control	EN I	Enable external interrupt	1	1
		MOVD A, P	Input Expander port to A	1	2		DIS I	Disable external interrupt	1	1
		MOVD P, A	Output A to Expander port	1	2		SEL RB0	Select register bank 0	1	1
	ANLD P, A	And A to Expander port	1	2	SEL RB1		Select register bank 1	1	1	
	ORLD P, A	Or A to Expander port	1	2	SEL MB0		Select memory bank 0	1	1	
					SEL MB1		Select memory bank 1	1	1	
	Registers	INC R	Increment register	1	1	ENTD CLK	Enable Clock output on T0	1	1	
INC @R		Increment data memory	1	1	NOP	No Operation	1	1		
DEC R		Decrement register	1	1					Branch	Mnemonics copyright Intel Corporation 1976
JMP addr		Jump unconditional	2	2						
JMPP @A		Jump indirect	1	2						
DJNZ R, addr		Decrement register and skip	2	2						
JC addr		Jump on Carry = 1	2	2						
JNC addr		Jump on Carry = 0	2	2						
JZ addr		Jump on A Zero	2	2						
JNZ addr		Jump on A not Zero	2	2						
JT0 addr		Jump on T0 = 1	2	2						
JNT0 addr		Jump on T0 = 0	2	2						
JT1 addr		Jump on T1 = 1	2	2						
JNT1 addr		Jump on T1 = 0	2	2						
JF0 addr		Jump on F0 = 1	2	2						
JF1 addr	Jump on F1 = 1	2	2							
JTF addr	Jump on timer flag	2	2							
JNI addr	Jump on INT = 0	2	2							
JBb addr	Jump on Accumulator Bit	2	2							

Figure 2. 8048/8748/8035 Instruction Set



operate from a single 5-volt power supply. The 8748 requires an additional 25-volt supply only while the on board EPROM is being programmed. When installed in a system only the 5-volt supply is needed. Aside from program storage, these chips include 64 bytes of data storage (RAM), an eight bit timer which can also be used to count external events, 27 programmable I/O pins and the processor itself. The processor offers a wide range of instruction capability including many designed for bit, nibble, and byte manipulation. The instruction set is summarized in Figure 2.

Aside from the processors, the MCS-48 family includes 4 devices: one pure I/O device and 3 combination memory and I/O devices. The pure I/O device is the 8243, a device which is connected to a special 4 bit bus provided by the MCS-48 processors and which provides 16 I/O pins which can be programmatically controlled.

The combination memory and I/O devices consist of the 8355, the 8755, and the 8155. The 8355 and the 8755 both provide 2,048 bytes of program storage and two eight bit data ports. The only difference between these devices is that the 8355 contains masked program ROM and the 8755 contains EPROM. The 8155 combines 256 bytes of data storage (RAM), two eight bit data ports, a six bit control port, and a 14 bit programmable timer.

Figure 3 shows the various system configurations which can be achieved using the MCS-48 family of parts. It should also be noted that eight of the processors' I/O lines have been configured as a bidirectional bus which can be used to interface to standard Intel peripheral parts such as the 8251 USART (for serial I/O), the 8255A PPI (provides 24 I/O lines) and the complete range of memory components.

More detailed information concerning the MCS-48 family can be obtained from the "MCS-48 Microcomputer User's Manual" which provides a complete description of the MCS-48 family and its members. A general familiarity with this document will make the application techniques which follow easier to understand.

**ANALOG I/O**

If analog I/O is required for a MCS-48™ system there are many alternatives available from the makers of analog I/O modules. By searching through their catalogs it is possible to find almost any combination of features which is technically feasible. Perhaps the best example of such modules are the MP-10 and MP-20 hybrid modules recently introduced by Burr-Brown Research Corporation. The MP-10 provides two analog outputs and the MP-20 provides 16 analog inputs. Both of these units were




Figure 3. The Expanded MCS-48™ System

specifically designed to interface with microprocessors.

A block diagram of the MP-10 is shown in Figure 4. It consists of two eight bit digital to analog converters, two eight bit latches which are loaded from the data bus, and address decoding logic to determine when the latches should be loaded. The D/A converters each generate an analog output in the range of 10 volts with an output impedance of 1Ω. Accuracy is ±0.4% of full scale and the output is stable 25μsec after the eight bit binary data is loaded into the appropriate latch. The latches are loaded by the write pulse (WR) whenever the proper address is presented to the MP-10. The lower two addresses (A0 and A1) are used internally by the device. Addresses A2 & A3 are compared with the address determination inputs B2 and B3. If their signals are found to be equal, and if addresses A4-A13 are all high, then the device is selected and one of the latches will be loaded. Address bit A1 selects between output 1 and output 2. If address bit A0 is set then the initialization channel of the DIA is selected. In order to prepare for operation a data pattern of 80H must




Figure 4. MP-10 Block Diagram

be output to this channel following the reset of the device.

A block diagram of the MP-20 analog to digital converter is shown in figure 5. This unit consists of a 16 input analog multiplexer, an instrumentation amplifier, an eight bit successive approximation analog to digital converter, and control logic. The 16 input multiplexer can be used to input either 16 single ended or 8 differential inputs. The output from the multiplexer is fed into the instrumentation amplifier which is configured so that it can easily be strapped for single ended 0-5 volt inputs, single ended  $\pm 5$  volt inputs, or differential 0-5 volt signals. Provisions are made for an external gain control resistor on the amplifier. The gain control equation is:

$$G = 2 + \frac{50k\Omega}{R_{ext}}$$




Figure 5. MP-20 Analog Subsystem


With no  $R_{ext}$  ( $R_{ext} = \infty$ ) the gain is two and the input is 0-5 or  $\pm 5$  volts full scale. Adding an external resistor results in higher gain so that low level ( $\pm 50mV$ ) signals from thermocouples and strain gauges can be accommodated. The output from the amplifier is applied to the actual A/D converter which provides an eight bit output with guaranteed monotonicity and an accuracy of  $\pm 0.4\%$  of full scale. Note that this accuracy is specified for the entire module, not just for the converter itself. The control logic monitors address lines  $A_{15}$  through  $A_4$  to determine when the address of the unit has been selected. An address that the unit will respond to is determined by 11 address control pins, labeled  $\overline{A}_4$  through  $\overline{A}_{14}$ . If one of these pins is tied to a logic 0 then the corresponding address pin must be high in order for the unit to be selected. If the pin is tied to a logic 1 then the corresponding address pin must be low. If the address of the module is selected when  $\overline{MEMR}$  pulse occurs, the lower four addresses ( $A_3-A_0$ ) are stored in a latch which addresses the multiplexer. The coincidence of the proper address and  $\overline{MEMR}$  also initiates a conversion and gates the output of the converter on to the eight bit data bus.

The control logic of the MP-20 was designed to operate directly with an MCS-80™ system. When a  $\overline{MEMR}$  occurs and a conversion is initiated the MP-20 generates a READY signal which is used to extend the cycle of the 8080A for the duration of the conversion. READY is brought high after the conversion is complete which allows the 8080A to initiate a conversion and read the resulting data in a single, albeit long, memory or I/O cycle. The conversion time of the MP-20 depends on the gain selected for the amplifier. With no external resistor ( $R = \infty$ ) the gain is two and the conversion time is 35  $\mu sec$ . For  $R = 510\Omega$  the gain is:

$$G = 2 + \frac{50k\Omega}{.51k\Omega} \cong 100$$

and the conversion time becomes 100 $\mu sec$ . These settling times are specified in the MP-20 data sheet and range from 35 to 175 microseconds. The READY timing is controlled by an external capacitor. For a gain of 2 no external capacitor is required but if higher gains are selected a capacitor is needed to extend the timing.

A schematic showing both the MP-10 D/A and the MP-20 A/D connected to the 8748 is shown in Figure 6. This configuration, which consists of only four major components, gives an excellent example of what modern technology can do for



MCS-48™ Based Analog Processor

the system designer. The four components provide:

- a. An eight bit microprocessor
- b. 64 bytes of RAM
- c. 1024 bytes of UV erasable PROM
- d. A timer/event counter
- e. 16 digital I/O pins
- f. 2 testable input pins
- g. An interrupt capability
- h. 16 eight bit analog inputs
- i. 2 eight bit analog outputs

The MCS-48 communicates with the D/A and A/D converters in a memory mapped mode (i.e., it treats the devices as if they were external RAM). By setting an address in either R0 or R1 and then executing a MOVX the software can transfer data between the accumulator and the analog I/O. When the MCS-48 executes the MOVX instruction it first sends the eight bit address out on the bus and strobes it into the 8212 latch with the ALE (Address Latch Enable) signal. After the address is latched, the MCS-48 uses the same bus to transfer data to or from the accumulator. If data is being sent out (MOVX  $\partial R_j$ , A) the WR strobe is used; if the data is being moved into the accumulator (MOVX A,  $\partial R_j$ ) the RD strobe is used. The one shots on the WR line are used to delay the write strobe of the MCS-48 to meet the data set up specifications of the MP-10.

In order to provide reset capability for the analog devices without dedicating an I/O pin from the MCS-48, special addresses are used as reset channels. Executing any MOVX with an address of 0XXXXXXX will reset the A/D module; a similar operation with an address of X1XXXXXX will reset the D/A; a MOVX with an address of 01XXXXXX will reset both devices. All data transfers are accomplished with the upper two bits of the address field equal to 10. A summary of the addressing of the analog devices is shown in Table 1. Notice that except for an initialization channel for the D/A (which must

Table 1. Analog Interface Addresses

INPUT OR OUTPUT		
0 X X X	X X X X	Reset A/D
X 1 X X	X X X X	Reset D/A
INPUT		
0 0 1 1	n n n n	Read A/D Channel n n n n
OUTPUT		
1 0 1 1	0 0 0 1	Initialize D/A
1 0 1 1	0 0 0 0	Write Channel 1
1 0 1 1	0 0 1 0	Write Channel 2

All mnemonics copyrighted © Intel Corporation 1976.

be written to following a reset to initialize its internal logic) all channels involve some form of data transfer.

As was mentioned previously, the MP-20 was designed to use the READY line of the 8080A. Obviously this presents a problem since the MCS-48 does not support a READY line (with its attendant requirement of entering WAIT state). The necessity of a READY input can be overcome by performing a read operation to set the channel address, waiting the required delay (35  $\mu$ sec for a gain of two) and then performing a second read to actually obtain the data. The second read will read in the data from the channel selected by the first read irrespective of the channel selected for the second read. Thus it is possible to use the second read to set up the channel for the third read. Each read can read in the current channel and select the next channel for conversion.

The MP-20 is shown in Figure 6 strapped to input 16 single ended  $\pm 5$  volts signals. Programs which were used to test this configuration are shown in Figure 7. The first of these programs uses the D/A converter to generate sawtooth waveforms by outputting an incrementing value to the D/A converters. The second program scans the analog inputs and stores their digital values in a table located in RAM.

```

LOC  OBJ      SEQ      SOURCE STATEMENT
#
1
2 : -----
3 : TEST PROGRAM FOR ANALOG OUTPUT
4 : THIS PROGRAM OUTPUTS A SAW-
5 : TOOTH WAVEFORM BY OUTPUTTING
6 : AN INCREMENTING PATTERN.
7 : -----
8
9 : -----
10 : EQUATES
11 : -----
12
13 INITCH EQU 8B3H ; D/A INITIALIZATION CHANNEL
14 INITDT EQU 8B4H ; D/A INITIALIZATION DATA
15 DATCH EQU 8B8H ; D/A DATA CHANNEL
16
17 : -----
18 : START OF TEST
19 : -----
0100
20      ORG      100H
21
22 START: MOV     A, #INITDT ; INITIALIZE D/A
0102 8B3H 23      MOV     R0, #INITCH
0104 90    24      MOVX   @R0, A
25
0105 8B8H 26 LOOP:  MOV     R0, #DATCH ; TEST LOOP-OUTPUT SAWTOOTH
0107 17    27      INC     A
0108 90    28      MOVX   @R0, A
0109 24B5 29      JMP     LOOP
30
31      END
; END OF PROGRAM

```

Figure 7a. D/A Exercise Program

```

LOC OBJ      SEQ      SOURCE STATEMENT
-----
0
1
2
3 : TEST PROGRAM FOR ANALOG INPUT
4 : THIS PROGRAM SCANS THE INPUT CHANNELS
5 : AND STORES THE READINGS IN A TABLE
6 : STARTING AT BUFF.
7 :
8
9
10 : EQUATES
11 :
12
13 BUFF EQU 20H : START OF BUFFER
14 MAXCH EQU 15 : NO OF ANALOG INPUTS
15 AINCH EQU 000H : BASE ADDRESS OF ANALOG INPUTS
16 TICK EQU 5 : EXECUTION TIME OF DJNZ
17
18 :
19 : START OF TEST
20 :
21
22 ORG 100H
23 START: MOV R1, #BUFF+MAXCH
24 : MOV R3, #MAXCH
25 : MOV R0, #(AINCH+MAXCH)
26 : : SELECT CHANNEL 15
27 MOVX A, @R0
28 : WAIT >48 MICROSECONDS
29 MOV R4, #48/TICK
30 DJNZ R4, $
31 : NOW SCAN ANALOGS
32 LOOP: DEC R0
33 : GET DATA
34 MOVX A, @R0
35 : MOVE INTO BUFFER
36 MOV @R1, A
37 : DECREMENT BUFFER POINT
38 DEC R1
39 : PAD 20 MICROSEC
40 MOV R4, #20/TICK
41 DJNZ R4, $
42 : LOOP UNTIL DONE
43 DJNZ R3, LOOP
44 : REPEAT TEST FOREVER
45 JMP START
46 : END OF PROGRAM
47 END
    
```

Figure 7b. A/D Exercise Program

**TABLE LOOKUP TECHNIQUES**

In the previous section the interface between analog I/O devices and the MCS-48™ was discussed. In many applications involving analog I/O one quickly finds that nature is inherently nonlinear, and the mathematics involved in 'linearizing it' can tax the computational power of the microprocessor, particularly if it has other tasks to perform. Problems of this nature are good candidates for the use of tables.

As an example of how tables can be used as part of an analog output scheme, consider a system which requires an MCS-48 to output a variable frequency sinusoidal waveform. One method of performing this function would be to use the timer to generate an interrupt at a fixed rate of 256 times the desired output frequency. At each interrupt the appropriate value of the sine function could be calculated from the MacLaurin series:

$$\sin x = x - \frac{x^3}{3!} + \frac{x^5}{5!} - \frac{x^7}{7!} \dots \frac{(-1)^k x^{2k+1}}{(2k+1)!}$$

Where K is chosen to be large enough to provide the required accuracy.

All mnemonics copyrighted © Intel Corporation 1976.

The above calculation, although conceptually simple, would be time consuming and would severely limit the possible output frequencies which could be obtained. As an alternative to calculating these values in real time, the values could be precalculated off line and stored in a table. Upon each interrupt the MCS-48 would merely have to retrieve the appropriate value from the table and output it to the D/A converter. The MCS-48 provides a special instruction which can be used to access data in a table. If the table is stored in the last 256 bytes of the first kilobyte of MCS-48 memory then the table lookup can be performed by loading the independent variable (time in this case) into the accumulator and executing the instruction.

**MOVP3 A, @ A**

This instruction uses the initial contents of the accumulator to index into page 3 of program storage. The location pointed to is read and the contents placed in the accumulator. If (as is often the case) a table of fewer than 256 entries is required, then the table can be located in any page of program memory and the instruction:

**MOVP A, @ A**

can be used to retrieve data from the table. This instruction operates in the same manner as does the previous instruction except that the current page of program storage is assumed to contain the table.

If it is possible to devote slightly more of the microprocessor's time to the table look up process, then a much smaller table can often be utilized by taking advantage of interpolation to determine values of the function between values which are actual entries in the table. As an example of this




Figure 8. Flow Monitoring System



process consider the hypothetical system shown in Figure 8. The purpose of this system is to measure the flow through the three pipes, add them, and display the total flow on the control panel. The system consists of three flow meters which generate a differential voltage which is some function of flow, an A/D system with at least three differential inputs, an MCS-48, and a control panel. The schematic shown in Figure 6 could easily become part of this system, with the spare digital I/O of the MCS-48 used as an interface to the control panel. The simplicity of this system is clouded by the flow transducers, which are assumed to be not only nonlinear but also to require individual calibration (this is not an unreasonable assumption for a flow transducer). By using a table look up process and an 8748 the flow transducers can be calibrated and the results of the calibration tests stored directly in tables in the 8748. (The 8748 has a PROM in place of the ROM of the 8048 and thus makes such 'one off' programming practical.)

The results which might be obtained from calibrating one of the flow meters is shown in Figure 9. The results are plotted as gals/hour versus the measured voltage generated by the transducer. The voltage is shown in hexadecimal form so that it corresponds directly to the digital output of the analog to digital converter. The flow required to generate seventeen evenly spaced voltages (00H-100H in steps of 10H) has been measured and plotted. This information is shown in tabular form in Figure 10. It is necessary to generate a program which will convert any measured input from 00H to FFH into the flow in units which can be interpreted by a human operator. This can easily be done by simple interpolation.




Figure 9. Flow Calibration Curve

TRANSDUCER VOLTAGE (HEX)	00	10	20	30	40	50	60	70	80	90	A0	B0	C0	D0	E0	F0	100	
MEASURED FLOW (GAL/HOUR)	0	10	22	26	30	34	38	40	41	42	43	44	45	46	47	48	49	50

Figure 10. Tabulated Flow Data

The eight bits of independent variable (voltage) can be looked on as two four bit fields. The most significant four bits (7-4) will be used to retrieve one of the table values. The lower four bits (3-0) will be used to interpolate between this value and the value retrieved from the next higher location in the table. If the upper four bits are given the symbol I and the lower four bits the symbol N, then the interpolation can be expressed as:

$$F(x) = F(I) + \frac{N}{16} [F(I+1) - F(I)]$$

Where x is the measured voltage and F(x) is the corresponding flow.

If, as an example, the transducer voltage was measured as 48H then the flow (ref. Figure 10) would be:

$$F = 30 + \frac{8}{16} (34-30) = 32$$

A subroutine which implements this calculation is shown in Figure 11. Before it is called the independent variable (V) is placed in the accumulator and register R1 is set to point at the first value in the table. Aside from simple additions and subtractions the only arithmetic required is to multiply two values and then divide them by 16. The multiplication is handled via a subroutine which is also shown in Figure 11. The division by 16 can be performed by a four place right shift followed by a rounding operation. The routine shown will handle a monotonic increasing function of a single independent variable. Fairly simple modifications are required for nonmonotonic functions. Functions of two variables can be handled by interpolating on a plane rather than along a straight line. Although this is more time consuming, requiring an interpolation for each of the independent variables and a third to interpolate the final answer, it still provides a simple means of quickly calculating the required function. The use of tables can offer a powerful technique for function evaluation to the designer.

**RECEIVING SERIAL CODE—BASIC APPROACHES**

Many microprocessor based systems require some form of serial communication. Serial communication is extensively used because it allows two or more pieces of equipment to exchange information with a minimal number of interconnecting wires. The minimization of interconnecting wires results in simpler, cheaper, interconnects because fewer (or smaller) cables and connectors are required. Since the required number of drivers and receivers required is reduced, it can become economically feasible to provide much higher noise immunity

```

LOC OBJ      SEQ      SOURCE STATEMENT
# ; *****
1 ;
2 ;      APPROX
3 ;      AT ENTRY R1 POINTSAT TABLE
4 ;      A HAS INDEPENDENT VARIABLE
5 ;
6 ; *****
7 ;
8 ; -----
9 ; EQUATES
10 ;
11 ;
###
12 RX0 EQU R0 ; POINTER #
###1
13 RX1 EQU R1 ; POINTER1
###2
14 AEX EQU R2 ; EXTENSION OF A REGISTER
###3
15 COUNT EQU R3 ; COUNTER
###4
16 TEMP EQU R4 ; TEMP STORAGE
17
18 ; -----
19 ; APPROXIMATION
20 ; -----
21
#100
22 ORG 100H ; POINT RX0 AT TEMP
23
#100 #004
24 APPROX: MOV RX0, #TEMP ; TEMP AND #FH
25 ; TEMP AND #FH
26 ; A+P AND #FH
27 MOV @RX0, #0
#104 #0
28 XCHD A, @RX0
#105 47
29 SWAP A ; RX1+BASE+A
30
#106 69
31 ADD A, RX1
#107 49
32 MOV RX1, A ; RX1+TABLE(P)
33 ; A+TABLE(P+1)
34
#109 E3
35 MOVDP3 A, @A
#109 29
36 XCH A, RX1
#10A 17
37 INC A
#10B E3
38 MOVDP3 A, @A ; A+TABLE(P+1)-TABLE(P)
39
#10C 37
40 CPL A
#10D 69
41 ADD A, RX1
#10E 37
42 CPL A ; A+*A/16
43
#10F 341D
44 CALL MULT
#111 #002
45 MOV RX0, #AEX
#113 #0
46 XCHD A, @RX0
#114 47
47 SWAP A
#115 2A
48 XCH A, AEX
#116 7219
49 JB3 ADJUST
#116 2A
50 XCH A, AEX
#119 2A
51 ADJUST: XCH A, AEX
#11A 17
52 INC A ; A+A-TABLE(P)
53
#11B 69
54 ADD A, RX1
55 ; RETURN

```

```

LOC OBJ      SEQ      SOURCE STATEMENT
#11C 03
56 RET
57
58
59 ; -----
60 ; MULTIPLY
61 ; -----
62
#11D #000
63 MULT: MOV COUNT, #0 ; SET UP COUNT AND AEX
#11F #000
64 MOV AEX, #0
65
66 LOOPA: CLR C ; CLEAR CARRY
67
#121 97
68 LOOPB: CLR C ; IF MULTIPLIER (0) <> 1 THEN SHIFT PRODUCT
69
#122 122B
69 LOOPB: JNB SSUM ;
#124 2A
69 XCH A, AEX
#125 67
70 RRC A
#126 2A
71 XCH A, AEX
#127 67
72 RRC A
73 ; LOOP UNTIL DONE
#128 #B22
74 DJNZ COUNT, LOOPB
#12A 03
75 RET
76
#12B 2A
77 SSUM: XCH A, AEX
#12C 60
78 ADD A, @RX0
#12D 67
79 RRC A
#12E 2A
80 XCH A, AEX
#12F 67
81 RRC A
82 ; LOOP UNTIL DONE
#130 #B21
83 DJNZ COUNT, LOOPA
#132 03
84 RET
85
86
87 ; -----
88 ; TABLE TO TEST PROGRAM
89
90
91 ORG 300H
92
#300 #0
93 TABLE: DB #0 ; THIS TABLE IS FROM FIG 10
#301 0A
94 DB 10
#302 16
95 DB 22
#303 1A
96 DB 26
#304 1E
97 DB 30
#305 22
98 DB 34
#306 26
99 DB 38
#307 20
100 DB 40
#308 29
101 DB 41
#309 2A
102 DB 42
#30A 2B
103 DB 43
#30B 2D
104 DB 45
#30C 30
105 DB 48
#30D 31
106 DB 49
#30E 35
107 DB 53
#30F 38
108 DB 56
#309 3F
109 DB 63
110
111 END

```

Figure 11. Table Lookup With Interpolation

with more sophisticated (and expensive) line terminators. The final, and usually most persuasive, argument in favor of serial communication is that it may be the only method available to accomplish the job. The obvious example of this is telecommunications where it is necessary to encode parallel information into serial format in order to communicate via the telephone network. The intent of this section is to show how the facilities of the MCS-48™ can be brought to bear on the problem of serial communication.




Figure 12. Serial ASCII Code

Probably the most common form of serial communication is that used by the ubiquitous Teletype-serial ASCII. This format, shown in Figure 12, consists of a START bit (0 or SPACE) followed by eight data bits which are in turn followed by two STOP bits (1 or MARK). In actual practice the

eighth data bit usually consists of even parity on the remaining seven data bits; for the purposes of this discussion the eighth bit will be considered only as data. A minor variation of this format deletes one of the STOP bits. An algorithm which might be used to sample serial data under software control using a microprocessor is shown in Figure 13. The basic intent of this algorithm is to minimize the effects of distortion and transmission rate variations on the reliability of the communication by sampling each data bit as close to its center as possible. Upon entry to this routine the software first samples the incoming data in a tight loop until it is sensed as a MARK (logical one). As soon as a MARK is detected, a second loop is entered during which the software waits until the received data goes to a SPACE (logical zero). The purpose of this construction is to detect as accurately as possible the leading edge of the START bit. This instant of time will be used as a reference point for sampling all of the following bits in the character. After sensing the leading edge of the START bit a wait of one half the expected bit time is implemented. The period of the incoming signal is called P for convenience. At the end of this wait the serial line is tested—if it is MARK then the START bit was

All mnemonics copyrighted © Intel Corporation 1976.




Figure 13. Sample Serial Input Routine

invalid and the process is reinitialized. If the line is still a SPACE, then the START bit is assumed to be valid and a delay of one bit time is started. At the completion of the delay the first data bit is sampled and a new delay of one bit time is initiated. This process is repeated until all eight data bits have been sampled. The last bit sampled is checked to determine if it is a valid STOP bit (a MARK). If it is, the character is assumed to be valid; if it is not, the character has a framing error and is probably invalid. A listing of a program which implements the above procedure is shown in Figure 14.

A disadvantage of the approach outlined in Figure 13 is that while the processor is inputting data serially it must totally dedicate itself to this task. Accurate timing can only be maintained if the program remains in a tight wait loop without allowing itself to be diverted to other functions. During reception of a character from a Teletype

All mnemonics copyrighted © Intel Corporation 1976.

the processor will spend only a 100µsecs or so processing data and the rest of the 100 milliseconds waiting to do the processing at the right time. This lack of efficiency (approximately 0.1%) in the utilization of processing power is why devices such as the 8251 USART find broad application in micro-processor systems.

```

LOC OBJ      SEQ      SOURCE STATEMENT
0          : *****
1          :
2          : SIMPLE SERIAL INPUT
3          : -THIS CODE ASSUMES RxD IS
4          : CONNECTED TO PIN 18
5          :
6          : *****
7          :
8          : -----
9          : EQUATES
10         : -----
11         :
12 COUNT EQU R2      : COUNTER
13 BITND EQU B       : NO OF BITS TO RECEIVE
14 DLYHI EQU 2       : HI DLY COUNT
15 DLYLO EQU 0AH     : LO DLY COUNT
16         :
17 ORG 100H
18         :
19 SERIN: JNB $      : LOOP UNTIL RxD=MARK
20         : NOW LOOP UNTIL RxD=SPACE
21 JT0 $
22         :
23 CALL HBIT       : WAIT 1/2 BIT TIME
24         : IF FALSE START REINITIALIZE
25 JT0 SERIN
26         : ELSE SET BIT COUNT
27 MOV COUNT, #BITND+1
28         : WAIT 1 BIT TIME
29 LOOP: CALL HBIT
30 CALL HBIT
31         : DECREMENT COUNT
32         : -IF ZERO EXIT WITH CARRY SET ON
33         : -FRAMING ERROR
34 DJNZ COUNT, LOOP
35 CLR C
36 JT0 EXIT
37 CPL C
38 EXIT: RET
39         : LOAD DATA
40 LOAD: CLR C
41 JNB LLLA
42 CPL C
43 LLLA: RRC A
44         : AND LOOP
45 JMP LOOP
46         :
47 : -----
48 : DELAY ONE HALF BIT TIME
49 : -----
50         :
51         : SET UP LOOP
52 HBIT: MOV R4, #DLYHI
53         : LOOP UNTIL TIME DONE
54 HLOOP: MOV R3, #DLYLO
55 DJNZ R3, S
56 DJNZ R4, HLOOP
57 RET
58         : END OF PROGRAM
59 END
  
```

Figure 14. Simple Serial Input

The 8251 USART is simple to interface to the MSC-48. Figure 15 shows such an interface. The USART requires a high speed clock (CLK), an initialization signal (RESET), data clocks (TxC and RxC), and data in order to operate. A circuit showing the connection of an 8748 to an 8251 USART is shown in Figure 15. In the circuit shown the high speed clock (which is used for internal sequencing by the USART) is provided by con-



```

LOC OBJ      SEG      SOURCE STATEMENT
-----
0 : -----
1 : SERIAL TEST
2 : THIS CODE INITIALIZES THE USART
3 : AND TRANSMITS AN INCREMENTING
4 : PATTERN. HARDWARE SHOWN IF FIG 15.
5 : -----
6 : -----
7 : -----
8 : EQUATES
9 : -----
10 : -----
11 MCLR EQU 20H : USART RESET ADDRESS
12 DLY EQU 01H : USART RESET DELAY
13 UCON EQU 7FH : USART CONTROL ADDRESS
14 MODE EQU 0CEH : USART MODE
15 CMD EQU 21H : USART CMD
16 STAT EQU 7FH : USART STATUS
17 VAL EQU R1 : TEST VALUE
18 MASK EQU 0BFH : CHANGES CMD TO DATA CHANNEL
19 : -----
20 DRG 100H
21 : TURN ON CLOCK
22 : AND RESET USART
23 TEST: ENTB CLK : SELECT USART CONTROL
24 ORL P2, #MCLR
25 MOV R2, #DLY
26 LOOP: DJNZ R2, LOOP
27 ANL P2, #NOT MCLR
28 : -----
29 MOV A, #UCON
30 OUTL P2, A : SEND MODE AND COMMAND
31 : -----
32 MOV A, #MODE
33 MOVX @R0, A : (CONTENTS OF R0 UNIMPORTANT)
34 MOV A, #CMD
35 MOVX @R0, A
36 : DO FOREVER
37 : SELECT USART STATUS
38 : IF TXRDY+1 THEN
39 : DO:
40 : OUTPUT VALUE;
41 : INCREMENT VALUE;
42 : END;
43 : -----
44 TLP: MOV A, #STAT
45 OUTL P2, A
46 MOVX A, @R0 : (CONTENTS OF R0 UNIMPORTANT)
47 RRC A
48 JNC TLP
49 MOV A, VAL
50 ANL P2, #MASK
51 MOVX @R0, A
52 INC VAL
53 JMP TLP
54 : -----
55 END : END OF PROGRAM
  
```

Figure 16. 8251 Test Program

R0 or R1. In order to minimize the circuitry in Figure 15 an approach utilizing some of the I/O pins of the MCS-48 to address the 8251 was chosen instead. By connecting the chip select ( $\overline{CS}$ ) input of the 8251 to bit 7 of port 2 (P27) and similarly connecting the  $C/\overline{D}$  address line of the 8251 to bit 6 of port 2 (P26) it is possible to address the 8251 without using R0 or R1. The instruction sequence to access the 8251 is to first reset P27 and set P26 to the appropriate state, use a MOVX instruction to perform the appropriate operation, and then finally set P27 to deselect the 8251. As a concrete example of this addressing, Figure 16 shows the code necessary to initialize the 8251 and output an incrementing test pattern on a status driven basis. If more than one 8251 were to be added to the MCS-48, or if other types of peripheral circuitry would be required (e.g. an 8253 timer to generate the data clocks) it would probably become desirable

All mnemonics copyrighted © Intel Corporation 1976.

to add the circuitry necessary to use R0 or R1 to address the peripheral devices. The circuitry which has to be added to Figure 15 in order to make use of R0 or R1 to address the USART is shown in Figure 17. Note that only the changes to Figure 15 are shown. The additional component required is the 8212 eight bit latch. This latch is loaded, whenever a valid address is on the bus by the Address Latch Enable (ALE) signal provided by the MCS-48. During an external read or write cycle this address is used to address the 8251 in a linear select mode. In the circuit shown, the 8251 will be selected by any address with bit 1 a logical zero (XXXXXX0X) and the selection of control or data transfer ( $C/\overline{D}$ ) will be based on bit zero of the address obtained from R0 or R1. Figure 18 shows the program of Figure 16 modified to utilize the addressing inherent in the MOVX instructions.




Figure 17. Modified MCS-48 to 8251 Interface

### RECEIVING SERIAL CODE—A MORE SOPHISTICATED ALGORITHM

Although the USART does an admirable job of performing the serial I/O function for the MCS-48™, there are some situations where it can not be used. These situations may be caused by economic factors, such as an extremely cost sensitive design, or because the code which must be utilized cannot be accommodated by the USART. An example of of such a code will be discussed later. Recall that the principal objection to the approach to serial input shown in Figure 13 was that it consumes much of the processor's power by merely spinning in loops in order to wait preset time delays.



the START bit. Although this results in the waste of processing power, the second problem is even more serious. For longer messages the required accuracy of the clocks becomes more and more stringent. Using the sampling technique discussed a cumulative error of one half a bit time in the time at which a bit sample is taken will result in erroneous reception. The maximum timing error which can be tolerated and yet still allow proper detection of an 11 bit ASCII character is then:

$$E_{max} = \frac{0.5 \cdot \text{BIT TIME}}{\text{CHARACTER TIME}} - \frac{0.5P}{11P} = 4.5\%$$

where P is the period of single bit. The corresponding calculation for a 32 bit character yields:

$$E_{max} = \frac{0.5P}{32P} = 1.6\%$$

Since this calculation does not allow for distortion on the signals, it is obvious that either extremely stable clocks will be required or a more tolerant algorithm must be devised. This problem is particularly serious at relatively high baud rates where the resolution of the counter (80µsecs with a 6 MHz crystal) becomes a significant percentage of the period of the received signal. At the 110 baud rate of the Teletype the 80µsec resolution of the clock allows a maximum accuracy of 0.33%; at 2400 baud this figure is reduced to 3.8%.




Figure 20. Detecting RxD Edges

Both efficient detection of the start bit and increased timing accuracy can be obtained if the MCS-48 can detect edges on the incoming received data (RxD). A hardware construct which allows this is shown in Figure 20.

The received data (RxD) is Exclusive NORed with bit seven of port two and fed into the TEST (T1) pin of the MCS-48. By manipulating P27 the program can now cause T1 to be either RxD or  $\overline{\text{RxD}}$ . (If P27 = 1 then T1 = RxD; if P27 = 0 then T1 =  $\overline{\text{RxD}}$ .) Note that not only can T1 be tested directly by the software but that it is the input which is used when the MCS-48 timer is in the event counter mode. The significance of this will be discussed later. The relationship between T1, P27, and RxD is given by the Boolean expression:

$$\overline{\text{T1}} = \text{P27} \cdot \overline{\text{RxD}} + \overline{\text{P27}} \cdot \text{RxD}$$

Figure 21 flowcharts a means of utilizing this hardware construct to avoid the necessity of wasting time in program loops to detect the leading edge of the start bit. The receive operation is initialized when the program desiring to receive serial data calls the INIT subroutine (Figure 21a). Since INIT is going to manipulate the timer the first action it performs is to disable the timer overflow interrupt. Its next step is to set P27 to a logical 1. Setting P27 in this manner causes the TEST 1 input to the MCS-48 to follow  $\overline{\text{RxD}}$ . By setting up the receive circuitry in this manner a high to low transition will occur on TEST 1 when the RxD goes from the MARKING to SPACING state (i.e. the START




Figure 21a. Interrupt Driven Serial Receive Flowchart




Figure 21b. Interrupt Driven Serial Receive Flowchart

bit occurs). By setting the timer to 0FFH and enabling it in the event count mode, the INIT routine sets up the MCS-48 to generate a timer overflow interrupt on the next MARK to SPACE transition of RxD (the TEST 1 input doubles as the event counter input). Before returning to the calling program the INIT routine sets a flag (RDF) which will be cleared by the receive program when the requested receive operation is complete. INIT also sets a value into a register called BCOUNT. The receive program interprets BCOUNT as follows:





Figure 21c. Interrupt Driven Serial Receive Flowchart

In order to request the reception of the 11 bit ASCII code INIT would set BCOUNT to 11001011B. The start bit has been neither verified nor detected and 11 bits (1011B) are required.

After INIT is called the reception of the individual serial data bits will proceed on an interrupt driven basis until a complete character has been assembled. When this occurs the interrupt driven program will set the RDF (Receive Done Flag) to a zero to indicate that it has completed the requested operation and then terminate itself. The procedure which is used to accomplish this is shown in Figures 21b and 21c.

Since all operations of this program are the result of the occurrence of a timer overflow interrupt, it is necessary to briefly review the interrupt structure of the MCS-48. There are two sources of interrupt; an external interrupt which is the result of a logical zero signal applied to the INT pin of the MCS-48, and an internal interrupt which is caused by a timer overflow condition. The timer overflow occurs whenever the timer is incremented from 0FFH to zero whether it be in the timer or event count mode. When one of these events occurs the hardware in the MCS-48 forces the execution of a CALL. This CALL has a preset address of location 3 if it is due to the external interrupt and location 7 if it is due to a timer overflow. If both of these



events occur simultaneously the external interrupt will take precedence. The CALL automatically saves the contents of the program counter for the running program and its PSW (program status word) on a stack the hardware maintains in RAM locations 8-23. Although the hardware saves the program counter and PSW, it remains the responsibility of any interrupt driven software to make absolutely certain that it does not modify any memory locations or registers which are being used by the main program. The most convenient way of ensuring this in the MCS-48 is to dedicate the second bank of registers (RB1) to the interrupt driven program. One of these registers has to be used to save the accumulator (which is not part of the register bank) but seven registers remain; including two which can be used as pointers to the rest of the RAM (R0 and R1). Note that if this approach is taken then these registers have to be allocated between the program which services the external interrupt and the one which services the timer overflow. This problem is somewhat alleviated by a hardware lockout which prevents the timer overflow interrupt from interrupting the external interrupt service routine and vice versa. This is implemented by locking out new interrupts between the time an interrupt is recognized and the time a RETR instruction is executed. The RETR instruction is like a normal RET (return from subroutine) except that the PSW as well as the program counter is restored. The RETR instruction can be very much thought of as a return from interrupt instruction in the MCS-48.

The receive program under discussion uses register bank 1 in the manner described. Whenever a timer overflow occurs (e.g. on the next MARK to SPACE transition of RxD after INIT is called), control is passed (by the hardware generated CALL) to the point labeled TIMER OFLO in Figure 21b. This program segment immediately selects register bank 1 (RB1) and then saves the accumulator (A) in a location called ATEMP which is actually R7 of RB1. The program then tests bit seven of BCOUNT (R6 of RB1) to find out if a START bit has been verified (i.e. the edge of the START bit has first been detected and then verified to still be a SPACE one-half a bit time later. If BCOUNT [7] is a zero the START has been verified and the program proceeds to set the timer to P (the period of the serial bit), get the current serial data into the carry bit, and then shift the carry bit into a buffer. After saving the data the program decrements BCOUNT and tests it for zero. If BCOUNT is zero the receive operation is complete so the program sets RDF to a zero and disables timer overflow interrupts. Whether or not BCOUNT is zero, control is passed to EXIT where A is loaded with ATEMP and a

RETR is executed. Note that since the state of the flip flop which selects RB1 is saved as part of the PSW, the execution of RETR automatically selects the register bank which was active when the interrupt occurred.

If BCOUNT [7] is still set when it is tested, control is passed to START (Figure 21c) where bit 6 is tested to determine if the START has been detected yet. If BCOUNT [6] is set it indicates that this is the first occurrence of a timer overflow since the receive process was initialized by the INIT subroutine. If this is so, the program assumes that the START bit has just started and therefore it sets the timer to one-half of a bit time ( $1/2 P$ ), starts the timer in the timer mode, and clears BCOUNT [6] to indicate that the START bit has been detected. The next overflow will again result in the execution of the program in Figure 21b and again BCOUNT [7] will be found to be set. This time, however, BCOUNT [6] will be reset and the program will know that it should test the START bit to ensure that it is still a SPACE. This test is performed and if successful the timer is set for a bit period P and BCOUNT [7] is reset so that on the next occurrence of a timer overflow the program will know that it should start assembling serial bits into a character. If the test is unsuccessful, the subroutine INIT is used to reinitialize the receive program. In either case control is passed to EXIT where a return from interrupt mode occurs.

This receive program, listings of which appear in Figure 22, allows the reception of serial characters transparently to the main running software. After INIT is called the main program has only to check RDF periodically to find out if there is data in the buffer for it. It would be fairly easy to 'double buffer' this operation by providing a buffer which the receive program uses to deserialize the incoming code and a second buffer to store the assembled character. If the program would reinitialize itself upon completion, the reception of a string of characters could proceed in much the same way as it would if a status driven USART were being used.

Although this program solves the first problem of software controlled reception (lack of efficiency) the second problem—sensitivity to frequency variations—remains. An example of a code which would be susceptible to this problem is the 31,26 BCH code commonly used in supervisory control systems. (A supervisory control system is, in essence, a remote control system which allows a human or computer operator the control of a system via a serial communications link.) The BCH codes are used because of their error detection capabilities and are a class of cyclical redundancy

```

LOC  OBJ  SEQ  SOURCE STATEMENT
0
1 : *****
2 :
3 : SERIAL INPUT USING THE MCS-48
4 : THIS CODE ASSUMES HARDWARE
5 : SHOWN IN FIG 28. TO USE
6 : THIS ROUTINE CALL INIT.
7 : WHEN RDF=# THE ASSEMBLED
8 : CHARACTER WILL BE IN SERBUF
9 :
10 : *****
11 :
12 : -----
13 : EQUATES
14 : -----
15 :
0007 16 ATEMP EQU R7 ; STORAGE FOR A DURING INTERRUPT
0008 17 BCOUNT EQU R6 ; CONTAINS NUMBER OF BITS IN MSG
0009 18 COUNT EQU R2 ; UTILITY COUNTER
0010 19 RX# EQU R0 ; POINTER
0011 20 BITND EQU R1 ; NUMBER OF BITS
0012 21 P EQU A1 ; SAMPLE PERIOD
0013 22 SERBUF EQU 20H ; SERIAL BUFFER
0014 23 RDF EQU 24H ; RECEIVE DONE FLAG
24 :
25 : -----
26 : CONTROL PASSED HERE WHEN TIMER OFLO OCCURS
27 : -----
28 :
0007 29 ORG #7H
0007 D5 31 IMVEC: SEL RB1 ; /*ENTER INTERRUPT MODE*/
0008 AF 32 MOV ATEMP,A
0009 FE 34 MOV A,BCOUNT ; IF BCOUNT(7)=# THEN
000A F223 35 JB7 START ; DO:
36 : ; TIMER+P;
000C 23D7 38 MOV A,#-P
000E 62 39 MOV T,A ; START TIMER
000F 55 41 SLLB: STRT T ;
42 : /*CARRY+RAD*/
43 : CARRY+P27 XOR TEST1;
0010 8A 44 IN A,P2
0011 F7 45 RLC A
0012 5615 46 JT1 TISRD
0014 A7 47 CPL C
48 : ; /*SHIFT CARRY INTO BUFFER*/
49 : ; RX#SERBUF;
50 : ; RSHFT MEM(RX#);
0015 B020 51 TISRD: MOV RX#,SERBUF
0017 20 52 SLOOP: XCH A,@RX#
0018 67 53 RRC A
0019 20 54 XCH A,@RX#
55 : ; BCOUNT=BCOUNT-1;
56 : ; IF BCOUNT=# THEN
001A EE3F 57 DJNZ BCOUNT,SEXT
58 : ; DO:
59 : ; RDF=#;
60 : ; DISABLE EX INT;
61 : ; END:
001C B024 62 MOV RX#,RDF
001E 27 63 CLR A
001F A8 64 MOV @RX#,A
0020 35 65 DIS TCHTI
66 : ; END:
0021 043F 67 JMP SEXT
68 : ; ELSE
69 : ; DO:
70 : ; IF BCOUNT(6)=# THEN
0023 FE 71 START: MOV A,BCOUNT
0024 D237 72 JNB SLLC ; DO:
73 : ; IF TEST1=# THEN
0026 5635 75 JT1 SLLD ; DO:
76 : ; TIMER+P;
77 : ; START TIMER;
78 : ; P27=#;
79 : ; EN I
80 : ; BCOUNT(7)=#;
81 : ; END:
82 :
0028 23D7 83 MOV A,#-P
002A 62 84 MOV T,A
002B 55 85 STRT T
002C 0A7F 86 ANL P2,#7FH
002E 05 87 EN I
002F FE 88 MOV A,BCOUNT
0030 537F 89 ANL A,#7FH
0032 AB 90 MOV BCOUNT,A
0033 043F 91 JMP SEXT
92 : ; ELSE
93 : ; DO:
94 : ; CALL INIT;
95 : ; END:
0035 1441 96 SLLD: CALL INIT
97 : ; ELSE
98 : ; DO:
99 : ; TIMER+P/2;
100 : ; START TIMER;
101 : ; BCOUNT(6)=#;
102 : ; END:
0037 23EC 103 SLLC: MOV A,#-(P/2)
0039 62 104 MOV T,A
003A 55 105 STRT T
003B FE 106 MOV A,BCOUNT
003C 53BF 107 ANL A,#0FH
003E AC 108 MOV BCOUNT,A
109 : ; END:
003F FF 111 SEXT: MOV A,ATEMP
0040 93 112 RETR
113 :
114 : -----
115 : INITIALIZE ROUTINE
116 : STARTS RECEIVE PROCESS
117 : -----
118 :
119 : ; INIT:
120 : ; PROCEDURE:
121 : ; DO:
122 : ; DISABLE INTERRUPTS;
123 : ; P27=1;
124 : ; TIMER--1;
125 : ; START EVENT COUNT;
126 : ; RDF=1;
127 : ; BCOUNT=BCBH OR BITND
128 : ; END:
129 : ; END INIT:
0041 35 138 INIT: DIS TCHTI
0042 0A00 131 ORL P2,#0BH
0044 23FF 132 MOV A,#-1
0046 62 133 MOV T,A
0047 45 134 STRT CNT
0048 B024 135 MOV RX#,RDF
004A B001 136 MOV @RX#,01H
004C B01E 137 MOV RX#,1EH ; POINT AT BCOUNT
004E B0C8 138 MOV @RX#,BCBH OR BITND
0050 25 139 EH TCHTI
0051 03 140 RET
141 : ;END OF PROGRAM
142 :
143 END

```

Figure 22. Interrupt Driven Serial Receive Program

codes such as those used in synchronous data communications (e.g. BISYNC or SDLC). BCH codes, named for their originators Bose, Chaudhuri, and Hocquenghem, are characterized by having a length of  $n=2^m-1$ . The number of redundant check bits can be  $mt$  where  $t$  is a positive integer (clearly  $mt \leq n$ ). The 31,26 code fits this format with  $m=5$  and  $t=1$ . The length of each message is  $n=2^5-1=31$  with 5\*1 redundant bits, leaving 26 bits available for data transmission. With an appropriate poly-

nominal BCH codes can detect all errors consisting of  $2t$  error bits and all burst errors of  $mt$  or fewer bits. The 31,26 BCH code will therefore detect any erroneous messages with 1 or 2 errors or bursts of errors of less than 5 bits. The 31,26 format (shown in Figure 23) requires the reception of a start bit followed by 31 information bits, clearly beyond the capability of the USART but perhaps within reach of a program controlled approach using the MCS-48 itself.






Figure 25. Modified Edge Detection

A modification to the program of Figure 21 which implements this new sampling algorithm is shown in Figure 26. The first deviation from the original program is the addition of a routine (XISR, Figure 26a which is called when an external interrupt occurs (i.e. when an edge occurs on RxD). This routine saves the status of the running program and then stores the current value of the timer register in a location called SNAP (R5 of RB1). After doing these operations the program complements bit 7 of port 2. Manipulating P27 in this manner will cause the Exclusive NOR gate to turn off the external interrupt and will set it up to generate another interrupt when the RxD line changes again (has another edge).




Figure 26a. Hybrid Sampling Flowchart

Because of this edge detection it is important to condition RxD with hardware filters to ensure that the edges of RxD are clean. Any ringing will cause repeated CALLs to XISR and probable erroneous operation. The changes to the START process (Figure 26c) are two-fold; first the TIMER is set to one half the average of the two sample periods when the START bit is first detected (BCOUNT [6] = 1), and second the processing of the edge information is initialized by presetting SNAP and clearing P27.

SNAP is preset so that when the reception of data actually begins (Figure 26b BCOUNT [7] = 0), the decision block which tests SNAP against LIMIT will be initialized. This block actually compares the value in SNAP with a LIMIT value which is used to determine if the sampling point is ahead or behind the actual midpoint of the serial data. If the sampling is ahead then the timer is set for TMIN; if the sampling is behind then the timer is set for




Figure 26b. Hybrid Sampling Flowchart





```

LOC OBJ   SEQ   SOURCE STATEMENT
0019 62    74    MOV     T,A
001A BD13  75    MOV     SNAP,#LIMIT-1
001C 55    76    ; START TIMER;
001C 55    77    SLLD:  STRT  T
001C 55    78    ; /*CARRY+RXD*/
001C 55    79    ; CARRY+P27 XOR TEST1;
001D 0A    80    IN     A,P2
001E F7    81    RLC   A
001F 4622  82    JNT1  TISR0
0021 A7    83    CPL   C
0021 A7    84    ; /*SHIFT CARRY INTO BUFFER*/
0021 A7    85    ; R#-SERBUF;
0021 A7    86    ; COUNT+1;
0021 A7    87    ; DO WHILE COUNT<#0;
0021 A7    88    ; RSHFT MEM(RX0);
0021 A7    89    ; RX0-RX0-1;
0021 A7    90    ; COUNT-COUNT-1;
0021 A7    91    ; END;
0022 B020  92    TISR0: MOV  RX0,#SERBUF
0024 B084  93    MOV  COUNT,#4
0026 26    94    XCH  A,RX0
0027 67    95    RRC  A
0028 28    96    XCH  A,@RX0
0029 18    97    INC  RX0
002A EA26  98    DJNZ COUNT,SLOOP
002A EA26  99    ; BCOUNT-BCOUNT-1;
002A EA26 100   ; IF BCOUNT=0 THEN
002C EE54 101   DJNZ  BCOUNT,SEXIT
002C EE54 102   ; DO;
002C EE54 103   ; RDF-0;
002C EE54 104   ; DISABLE EX INT;
002C EE54 105   ; END;
002E B024 106   MOV  RX0,#RDF
002F 27    107   CLR  A
0031 08    108   MOV  @RX0,A
0032 35    109   DIS  TCNT1
0033 15    110   DIS  I
0034 0454 111   JMP  EXIT: END;
0034 0454 112   ; ELSE
0034 0454 113   ; DO;
0034 0454 114   ; IF BCOUNT(6)+0 THEN
0036 FE    116   START: MOV  A,BCOUNT
0037 D04C 117   JBS  SLLC
0037 D04C 118   ; DO;
0037 D04C 119   ; IF TEST1=0 THEN
0039 564A 120   JT1  SLLD
0039 564A 121   ; DO;
0039 564A 122   ; TIMER+TMIN;
0039 564A 123   ; START TIMER;
0039 564A 124   ; SNAP+LIMIT+1;
0039 564A 125   ; P27-0;
0039 564A 126   ; EN I
0039 564A 127   ; BCOUNT(7)+0;
0039 564A 128   ; END;
003B 23D9 129   MOV  A,#TMIN
003D 62    130   MOV  T,A
003E 55    131   STRT  T
003F BD15  132   MOV  SNAP,#LIMIT+1
0041 9A7F  133   ANL  P2,#7FH
0043 85    134   EN   I
0044 FE    135   MOV  A,BCOUNT
0045 537F  136   ANL  A,#7FH
0047 AE    137   MOV  BCOUNT,A
0048 0454  138   JMP  EXIT
0048 0454 139   ; ELSE
0048 0454 140   ; DO;
0048 0454 141   ; CALL INIT;
0048 0454 142   ; END;

004A 1456 143   SLLD: CALL INIT
004A 1456 144   ; ELSE
004A 1456 145   ; DO;
004A 1456 146   ; TIMER=(TMIN+TMAX)/2;
004A 1456 147   ; START TIMER;
004A 1456 148   ; BCOUNT(6)=0;
004A 1456 149   ; END;
004C 23EC 150   SLLC: MOV  A,#HALF
004E 62    151   MOV  T,A
004F 55    152   STRT  T
0050 FE    153   MOV  A,BCOUNT
0051 53BF  154   ANL  A,#BFH
0053 AE    155   MOV  BCOUNT,A
0053 AE    156   ; END;
0054 FF    157   SEXIT: MOV  A,ATEMP
0055 93    158   RETR
0055 93    159
0055 93    160
0055 93    161   -----
0055 93    162   INITIALIZE ROUTINE
0055 93    163   ; STARTS RECEIVE PROCESS
0055 93    164   -----
0055 93    165
0055 93    166   ; INIT:
0055 93    167   ; PROCEDURE;
0055 93    168   ; DO;
0055 93    169   ; DISABLE INTERRUPTS;
0055 93    170   ; P27+1;
0055 93    171   ; TIMER+1;
0055 93    172   ; START EVENT COUNT;
0055 93    173   ; RCF+1;
0055 93    174   ; BCOUNT=BC0H OR BIT0
0055 93    175   ; END;
0055 93    176   ; END INIT;
0056 15    177   INIT: DIS  I
0057 35    178   DIS  TCNT1
0058 B086  179   ORL  P2,#BFH
005A 23FF  180   MOV  A,#-1
005C 62    181   MOV  T,A
005D 45    182   STRT  CNT
005E B024  183   MOV  RX0,#RDF
0060 F9    184   MOV  A,#1
0061 A8    185   MOV  @RX0,A
0062 25    186   EH  TCNT1
0063 BEE0  187   MOV  BCOUNT,#BC0H OR BIT0
0065 83    188   RET
0065 83    189
0065 83    190
0065 83    191   -----
0065 83    192   INTERRUPT SERVICE ROUTINE
0065 83    193   -----
0065 83    194   ; XISR:
0065 83    195   ; PROCEDURE;
0065 83    196   ; DO;
0065 83    197   ; /*ENTER INTERRUPT MODE*/
0065 83    198   ; SNAP+TIMER;
0065 83    199   ; P27+NOT P27;
0065 83    200   ; END XISR;
0066 D5    201   XISR: SEL  RB1
0067 AF    202   MOV  ATEMP,A
0068 42    203   MOV  A,T
0069 AD    204   MOV  SNAP,A
006A 8A    205   IN   A,P2
006B D308  206   XRL  A,#BFH
006D 3A    207   OUTL P2,A
006E FF    208   MOV  A,ATEMP
006F 83    209   RET
006F 83    210
006F 83    211   END
    
```

Figure 27. Hybrid Sampling Program

All mnemonics copyrighted © Intel Corporation 1976.

### TRANSMITTING SERIAL CODE

Serial transmission is conceptually far simpler than serial reception since no synchronization is required. All that is required is to use the timer to generate interrupts at the bit rate and present the character to be transmitted serially at an I/O pin. A program which does this is shown in Figure 28. The transmission of serial data becomes much more complicated if it must occur simultaneously with reception.

If both reception and transmission are to occur simultaneously then obviously contention will exist for the use of the timer. It is possible to allow the simultaneous reception and transmission of serial data using the timer as a general clock which controls software maintained timers. The attainable baud rates using such techniques are, however, limited and the use of a 8251 USART is probably

indicated in all but the most cost sensitive applications. An exception to this rule occurs when the system, although full duplex in nature, actually transmits the same data as it receives. An example of this is a microprocessor driving a terminal such as a Teletype. Although the circuit to the terminal is full duplex, the data that is transmitted is generally the same as that received. A minor modification to the program shown in Figure 26 would implement this mode of operation. The modification would be to the XISR routine and it would add the code necessary to place the Tx/D I/O pin in the same state as the Rx/D line. Since any change in Rx/D results in a call to XISR, this modification would cause the retransmission of any received data. Whenever it becomes necessary to transmit data which is not being received, the program of Figure 28 could be used in a half duplex manner.

LOC	OBJ	SEQ	SOURCE STATEMENT	LOC	OBJ	SEQ	SOURCE STATEMENT
		0		000F	0A	37	IN A,P2
1		1	-----	0010	D300	38	XRL A,#00H
2		2	; SERIAL TRANSMIT ON THE MCS48	0012	3A	39	OUTL P2,A
3		3	; TO USE PUT A CHAR IN BUFF AND	0013	F619	40	JC BIT0H
4		4	; SET CHARAV TO 0FFH, WHEN THE	0015	0A0F	41	ANL P2,#C0BIT
5		5	; TRANSMITTER IS READY FOR ANOTHER	0017	041B	42	JMP EXIT
6		6	; CHAR IT WILL CLEAR CHARAV, THE	0019	0A10	43	BIT0H: ORL P2,#S0BIT
7		7	; TRANSMISSION IS DOUBLE BUFFERED.	001B	FF	44	EXIT: MOV A,ATEMP
8		8	-----	001C	93	45	RETR
9		9				46	
10		10	-----			47	-----
11		11	EQUATES	48		48	; BIT ROUTINE
12		12	-----	49		49	; PICKS THE NEXT BIT TO TRANSMIT
13		13		50		50	-----
0007		14	ATEMP EQU R7 ; STORAGE FOR A DURING INT.	51		51	
0006		15	PTDS EQU R6 ; PARALLEL TO SERIAL CONVERTER	001D	FB	52	BIT: MOV A,COUNT
0005		16	BUFF EQU R5 ; CHARACTER BUFFER	001E	C627	53	JZ IDLE
0004		17	CHARAV EQU R4 ; CHARACTER AVAILABLE FLAG	0020	FE	54	MOV A,PTDS
0003		18	COUNT EQU R3 ; BIT COUNTER	0021	67	55	RRC A
000F		19	CBIT EQU 0FFH ; MASK TO CLEAR TXD IN P24	0022	4300	56	ORL A,#00H
0010		20	SBIT EQU 010H ; MASK TO SET TXD IN P24	0024	AE	57	MOV PTDS,A
FFD7		21	P EQU -41 ; PERIOD OF TXD	0025	0B	58	DEC COUNT
		22		0026	83	59	RET
		23	-----	60		60	
		24	; CONTROL PASSED HERE ON TIMER OVERFLOW	0027	97	61	IDLE: CLR C
		25	-----	0028	FC	62	MOV A,CHARAV
0007		26	ORG 07H ; ENTER INTERRUPT MODE	0029	962D	63	JNZ GOTONE
		27		002B	A7	64	CPL C
0007	DS	28	TOPLO: SEL RB1 ; ENTER INTERRUPT MODE	002C	83	65	RET
0000	AF	29	MOV ATEMP,A	66		66	
		30	; SET TIMER FOR P	002D	FD	67	GOTONE: MOV A,BUFF
0009	23D7	31	MOV A,#P	002E	AE	68	MOV PTDS,A
0000	62	32	MOV T,A	002F	BB0A	69	MOV COUNT,#10
000C	55	33	STRM T	0031	BC00	70	MOV CHARAV,#0
		34		0033	83	71	RET
000D	141D	35	CALL BIT ; GET BIT INTO CARRY	72		72	; END OF PROGRAM
		36	; SET TXD TO CARRY	73		73	END

Figure 28. Serial Transmission

All mnemonics copyrighted © Intel Corporation 1976.

### GENERATING PARITY

Many communications schemes require the generation and checking of parity. If a USART is used it can be programmed to automatically generate and check parity. If the communications is handled by software within the MCS-48™ then the program must perform parity calculations. Calculating parity is easy if one remembers what parity really means. A character has even parity if the number of one bits in it is even. A character has odd parity if it has an odd number of ones. The program segment shown in Figure 29 can be caused to calculate parity. It starts by setting a loop count to eight and

### CONCLUSION

This Application Note has presented a very small sampling of the application techniques possible with the MCS-48™ family. The application of this new single chip computer system to tasks which have not yet yielded to the power of the micro-processor will present a fascinating challenge to the system designer.

```

LOC  OBJ      SEG      SOURCE STATEMENT
      0
      1
      2 : *****
      3 :
      4 : PARITY
      5 : THIS PROGRAM GENERATES PARITY
      6 : ON THE ACCUMULATOR
      7 : CARRY WILL BE SET IF A HAS ODD PARITY
      8 :
      9 : *****
     10 :
     11 :
     12 : -----
     13 : EQUATES
     14 : -----
     15 :
0002  16 COUNT  EQU    R2
     17
0100  18 PAR:   DRG    100H      ; SET LOOP COUNT
0100 1800    19 MOV    COUNT,#8   ; INITIALIZE CARRY
0102  97     20 CLR    C              ; FOR EACH ZERO BIT IN A
     21                      ; COMPLEMENT THE CARRY FLAG
     22
0103  77     23 LOOP:  RR     A
0104 1207    24 JSB   OVER
0106  A7     25 CPL    C
     26                      ; END OF PROGRAM
     27
     28     END

```

Figure 29. Parity Generation

clearing the CARRY flag. After this initialization a loop is executed eight times. During each execution the accumulator is rotated and the least significant bit is tested. If the bit is a zero the CARRY flag is complemented, if the bit is a one no further action is taken. Since an even number of zeros implies an even number of ones for an eight bit character, after all eight loops have been accomplished the CARRY bit will be set if an odd number of ones were encountered; it will be reset if the number were even. Since the RR instruction does not involve CARRY the net result of executing this program loop is to set CARRY if parity is odd without effecting the character in the accumulator.