AB-41

### APPLICATION BRIEF

### Software Serial Port Implemented with the PCA

**BETSY JONES** ECO APPLICATIONS ENGINEER

August 1988

Order Number: 270531-002

Information in this document is provided in connection with Intel products. Intel assumes no liability whatsoever, including infringement of any patent or copyright, for sale and use of Intel products except as provided in Intel's Terms and Conditions of Sale for such products.

Intel retains the right to make changes to these specifications at any time, without notice. Microcomputer Products may have minor variations to this specification known as errata.

\*Other brands and names are the property of their respective owners.

†Since publication of documents referenced in this document, registration of the Pentium, OverDrive and iCOMP trademarks has been issued to Intel Corporation.

Contact your local Intel sales office or your distributor to obtain the latest specifications before placing your product order.

Copies of documents which have an ordering number and are referenced in this document, or other Intel literature, may be obtained from:

Intel Corporation P.O. Box 7641 Mt. Prospect, IL 60056-7641

or call 1-800-879-4683

COPYRIGHT © INTEL CORPORATION, 1995

### SOFTWARE SERIAL PORT IMPLEMENTED WITH THE PCA

CONTENTS	PAGE
Introduction	1
Variables	1
Initialization	3
Receive Routine	3
Transmit Routine	7
Conclusion	8
APPENDIX	A-1

For microcontroller applications which require more than one serial port, the 83C51FA Programmable Counter Array (PCA) can implement additional halfduplex serial ports. If the on-chip UART is being used as an inter-processor link, the PCA can be used to interface the 83C51FA to additional asynchronous lines.

This application uses several different Compare/Capture modes available on the PCA to receive or transmit bytes of data. It is assumed the reader is familiar the PCA and ASM51. For more information on the PCA refer to the "Hardware Description of the 83C51FA" chapter in the Embedded Controller Handbook (Order No. 210918).

#### Introduction

The figure below shows the format of a standard 10-bit asynchronous frame: 1 start bit (0), 8 data bits, and 1 stop bit (1). The start bit is used to synchronize the receiver to the transmitter; at the leading edge of the start bit the receiver must set up its timing logic to sample the incoming line in the center of each bit. Following the start bit are eight data bits which are transmitted least significant bit first. The stop bit is set to the opposite state of the start bit to guarantee that the leading edge of the start bit will cause a transition on the line. It also provides a dead time on the line so that the receiver can maintain its synchronization.

Two of the Compare/Capture modes on the PCA are used in receiving and transmitting data bits. When receiving, the Negative-Edge Capture mode allows the PCA to detect the start bit. Then using the Software Timer mode, interrupts are generated to sample the incoming data bits. This same mode is used to clock out bits when transmitting.

This Application Note contains four sections of code:

(1) List of variables

(2) Initialization routine

AB-41

(3) Receive routine(4) Transmit routine.

A complete listing of the routines and the test loop which was used to verify their operation is found in the Appendix. A total of three half-duplex channels were run at 2400 Baud in the test program. The listings shown here are simplified to one channel (Channel 0).

#### Variables

Listing 1 shows the variables used in both the receive and transmit routines. Flags are defined to signify the status of the reception or transmission of a byte (e.g. RCV\_START\_BIT, TXM\_START\_BIT). RCV\_BUF and TXM\_BUF simulate the on-chip serial port SBUF as two separate buffer registers. The temporary registers, RCV\_REG and TXM\_REG, are used to save bits as they are received or transmitted. Finally, two counter registers keep track of how many bits have been received or transmitted.


Variables are also needed to define one-half and onefull bit times in units of PCA timer ticks. (One bit time = 1 / baud rate.) With the PCA timer incremented every machine cycle, the equation to calculate one bit time can be written as:

$$\frac{\text{Osc. Freq.}}{(12) \times \text{(baud rate)}} = 1 \text{ bit time (in PCA timer ticks)}$$

In this example, the baud rate is 2400 at 16 MHz.

 $\frac{16 \text{ MHz}}{(12) \times (2400)} = 556 \text{ counts} = 22C \text{ Hex}$ 

The high and low byte of this value is placed in the variables FULL\_BIT\_HIGH and FULL\_BIT\_LOW, respectively. 115H is the value loaded into HALF\_BIT\_HIGH and HALF\_BIT\_LOW.



Listing 1. Variables used by the software serial port. Channel 0

; ; <u>Receive</u> Routin	<u>1e</u>		
, RCV_START_BIT_0	BIT	20H.0	; Indicates start bit
RCV_DONE_0	BIT	20H.1	; has been received ; Indicates data byte ; has been received
RCV_BUF_0	DATA	30H	; Software Receive ; "SBUF"
RCV_REG_0	DATA	31H	; Temporary register ; for receive bits
RCV_COUNT_0	DATA	32н .	; Counter for receiving ; bits
; <u>Transmit</u> <u>Routi</u>	.ne:		, 5105
TXM_START_BIT_0	BIT	20H.3	; Indicates start bit ; has been transmitted
TXM_IN_PROGRESS_0	BIT	20H.4	; Indicates transmit is ; in progress
TXM_BUF_0	DATA	34H	; Software transmit ; "SBUF"
TXM_REG_0	DATA	35н	; Temporary register ; for transmitting bits
TXM_COUNT_0	DATA	36H	; Counter for transmit- ; ting bits
DATA_0	DATA	37H	; Register used for the ; test program
; NEG_EDGE S_W_TIMER	EQU EQU	11H 49H	; Two modes of operation ; for compare/capture ; modules
, HALF_BIT_HIGH HALF_BIT_LOW	EQU EQU	01H 15H	; Half bit time = 115H
FULL_BIT_HIGH FULL_BIT_LOW	EQU EOU	02H 2CH	; Full bit time = $22CH$ ; 2400 Baud at 16 MHz
1000_011_000	520	2.011	270531-4

#### Initialization

Listing 2 contains the intialization code for the receive and transmit process. Module 0 of the PCA is used as a receiver and is first set up to detect a negative edge from the start bit. Modules 2 and 3 are used for the additional 2 channels (see the Appendix). Module 3 is used as a separate software timer to transmit bits.

Listing 2	Initialization	Routine
Listing 2.	Initialization	Routine

ORG 0000H LJMP INITIALIZE ORG 001BH		
	; Timer 1 overflow -	
	; simulates "RI" interrupt	
ORG 0033H	•	
LJMP RECEIVE	; PCA interrupt	
INIT_PCA: MOV CMOD, #00H MOV CCON, #00H MOV CCAPM0, #NEG_EDGE	<pre>; Initialize stack pointer ; (specific to test program) ; Increment PCA timer ; @ 1/12 Osc Frequency ; Clear all status flags ; Module 0 in negative-edge ; trigger mode (P1.3) ; Module 3 as software timer</pre>	
MOV CL, #00H MOV CH, #00H MOV IE, #0D8H SETB CR	; mode ; Init all needed interrupts ; EA, EC, ES, ET1 ; Turn on PCA Counter	270531-5

All flags and registers from Listing 1 should be cleared in the initialization process.

#### **Receive Routine**

Two operating modes of the PCA are needed to receive bits. The module must first be able to detect the leading edge of a start bit so it is initially set up to capture a 1-to-0 transition (i.e. Negative-Edge Capture mode). The module is then reconfigured as a software timer to cause an interrupt at the center of each bit to deserialize the incoming data. The flowchart for the receive routine is given in Figure 1.






Figure 1. Flowchart for the Receive Routine

Listing 3.1 shows the code needed to detect a start bit. Notice that the first software timer interrupt will occur onehalf bit time after the leading edge of the start bit to check its validity. If it is valid, the RCV\_START\_BIT is set. The rest of the samples will occur a full bit time later. The RCV\_COUNT register is loaded with a value of 9 which indicates the number of bits to be sampled: 8 data bits and 1 stop bit.

Listing 3.1. Receive Interrupt Routine

RECEIVE: PUSH ACC PUSH PSW MODULE\_0: CLR CCF0 ; Assume reception on ; Module 0 MOV A, CCAPMO ; Check mode of module. If ANL A, #01111111B ; set up to receive negative CJNE A, #NEG\_EDGE, RCV\_START\_0 ; edges, then module ; is waiting for a start bit ; CLR C CLR C ; Update compare/capture MOV A, #HALF BIT\_LOW ; registers for half bit t ADD A, CCAPOL ; to sample start bit MOV CCAPOL, A ; HALF BIT\_HIGH ADDC A, CCAPOH MOV CCAPOH, A MOV CCAPOH, A MOV CCAPMO, #S\_W\_TIMER ; Reconfigure module 0 as DOD DSW ; a software timer to sam ; Update compare/capture ; registers for half bit time ; to sample start bit ; Half bit time = 115H a software timer to sample POP PSW ; a so ; bits POP ACC RETI RCV\_START\_0: CJNE A, #S\_W\_TIMER, ERROR\_0 ; Check module is ; configured as a software ; configured as a soluwate ; timer, otherwise error. JB RCV\_START\_BIT\_0, RCV\_BYTE\_0; Check if start bit ; is received yet. JB P1.3, ERROR\_0 ; Check that start bit = 0, otherwise error. ; ; Signify valid start bit SETB RCV\_START BIT 0 was received ; MOV RCV\_COUNT\_0, #09H ; Start counting bits sampled ; CLR C CLR C MOV A, #FULL BIT\_LOW ADD A, CCAPOI MOV CCAPOL, A MOV CCAPOL, A MOV A, #FULL BIT\_HIGH ADDC A, CCAPOH MOV CCAPOH, A POP PSW FOP ACC BETI ; Update compare/capture ; registers to sample incoming bits ; ; Full bit time = 22CH RETI 270531-6 The next 8 timer interrupts will receive the incoming data bits; the RCV\_COUNT register keeps track of how many bits have been sampled. As each bit is sampled, it is shifted through the Carry Flag and saved in RCV\_REG. The ninth sample checks the validity of the stop bit. If it is valid, the data byte is moved into RCV\_BUF.

The main routine must have a way to know that a byte has been received. With the on-chip UART, the RI (Receive Interrupt) bit is set whenever a byte has been received. For the software serial port, any unimplemented interrupt vector can be used to generate an interrupt when a byte has been received. This routine uses the Timer 1 Overflow interrupt (its selection is arbitrary). A routine to test this interrupt is included in the listing in the Appendix.

Listing 3.2. Receive Interrupt Routine (Continued)

RCV BYTE 0: DJNZ RCV COUNT 0, RCV	DATA 0 ; On 9th sample,
	; check for valid stop bit
RCV STOP 0: JNB P1.3, ERROR 0	•
	0 ; Save received byte in
	; receive "SBUF"
SETB RCV DONE 0	; Flag which module received
	; a byte
	; Generate an interrupt so
	; main program knows a byte
	; has been received
	; (Note: selection of TF1 is
	; arbitrary)
	; Reconfigure module 0 for
	; Reception of a start bit
POP PSW	
POP ACC	
RETI	
;	· Compling data bita
RCV_DATA_0: MOV C, P1.3 MOV A, RCV_REG_0	; Shifts bits thru CY into
RRC A	; ACC
	; Save each reception in
	; temporary register
	; Update c/c register for
MOV A, #FULL BIT LOW	
ADD A, CCAPOL	, newe pampie time
MOV CCAPOL, A	
MOV A, #FULL BIT HIGH	
ADDC A, CCAPOH	
MOV CCAPOH, A	
POP PSW	
POP ACC	
RETI	
	270531-7

In addition, an error routine (Listing 3.3) is included for invalid start or stop bits to offer some protection against noise. If an error occurs, the module is re-initialized to look for another start bit.

Listing 3.3 Error Routine for Receive Routine

ERROR_0:	MOV CCAPM0, #NEG_EDGE	; Reset module to look for ; start bit	
	CLR RCV_START_BIT_0	; Clear flags which might ; have been set	
	POP PSW POP ACC		
	RETI		270531-8

#### **Transmit Routine**

Another PCA module is configured as a software timer to interrupt the CPU every bit time. With each timer interrupt one or more bits can be transmitted through port pins. In the test program three channels were operated simultaneously, but in the listings below, one channel is shown for simplicity. The selection of port pins is user programmable. The flowchart for the transmit routine is given in Figure 2.




Figure 2. Flowchart for the Transmit Routine

When a byte is ready to be transmitted, the main program moves the data byte into the TXM\_BUF register and sets the corresponding TXM\_IN\_PROGRESS bit. This bit informs the interrupt routine which channel is transmitting. The data byte is then moved in the storage register TXM\_REG, and the TXM\_COUNT is loaded. This main routine is shown in Listing 4.1.

Listing 4.1 Transmit Set Up Routine. Channel 0.

Listing 4.2 shows the transmit interrupt routine. The first time through, the start bit is transmitted. As each successive interrupt outputs a bit, the contents of TXM\_REG is shifted right one place into the Carry flag, and the TXM\_COUNT is decremented. When TXM\_COUNT equals zero, the stop bit is transmitted.


	Listing 4.	2. Transmit Interrupt Routine
CL	JSH PSW JR CCF3	<pre>; Clear s/w timer interrupt ; for transmitting bits TRANSMIT 1 ; Check which ; channel is transmitting. ; "TRANSMIT 1" is listed in ; the Appendix</pre>
CL	JR P3.2	<pre>IXM BYTE 0 ; If start bit ; has been sent, continue ; transmitting bits. ; Otherwise transmit start ; bit ; Signify start bit sent</pre>
; TXM_BYTE_0:	DJNZ TXM_COUNT_0, TXM	M_DATA_0 ; If bit count ; equals 1 thru 9, transmit ; data bits (8 total)
		<pre>; When bit count = 0, ; transmit stop bit ; Indicate transmission is ; finished and ready for ; next byte</pre>
MO	OV P3.2, C	; Transmit one bit at a time ; through the carry bit ; Save what's not been sent
AD MO MO AD MO		; Update compare value with ; Full bit time = 22CH

#### Conclusion

The software routines in the Appendix can be altered to vary the baud rate and number of channels to fit a particular application. The number of channels which can be implemented is limited by the CPU time required to service the PCA interrupt. At higher baud rates, fewer channels can be run.

The test program verifies the simultaneous operation of three half-duplex channels at 2400 Baud and the on-chip full-duplex channel at 9600 Baud. Thirty-three percent of the CPU time is required to operate all four channels. The test was run for several hours with no apparent malfunctions.


**APPENDIX** 




AB-41





													270531-12	
01/01/80 PAGE 2	; Software receive "SBUF"	; Temporary register for ; receiving bits	; Counter for receiving bits	; Used in test program to check ; bytes being received	; Two modes of operation for the ; Compare/Capture modules	; Half bit time = 115H ; Full bit time = 22CH ; 2400 Baud @ 16MHz	ROUNTINE	; Initialize stack pointer	ispettite for the test program increment FCA clock @ 1/10 Sc Freq Module 0 in Neg-edge capture mode [P1.3] Module 1 Meg-edge capture mode [P1.4] Module 1 (P1.5)	<pre>/ Initialize needed interrupt: EA,EC,ES,ETI / Turn on FCA counter</pre>	; Serial port in mode 1 (8-Bit UART) ; Reload Values for 9600 Baud 0 16 MHz ; Timer 2 as a baud-rate generator, ; turn on timer 2			
	DATA 30H DATA 40H DATA 50H	DATA 31H DATA 41H DATA 51H	DATA 32H DATA 42H DATA 52H	DATA 33H DATA 43H DATA 53H	EQU 11H	EQU EQU EQU 2CH EQU 02H	INITIALIZATION ROUNTINE	MOV SP, #5FH	MOV CMOD, #00H MOV CCON, #00H MOV CCAPMO, #USC EDGE MOV CCAPMI, #USC EDGE MOV CCAPMI, #USC EDGE	MOV CL, #00H MOV CL, #00H MOV IE, #008H SETE CR	MOV SCON, #50H MOV RCAP2H, #0FFH MOV RCAP2L, #0CFH MOV T2CON, #34H	CLR RCV START BIT 0 CLR RCV START BIT 1 CLR RCV START BIT 2	CLR RCV_DONE_0	
SWPORT SOURCE	RCV BUF 0 RCV_BUF 1 RCV_BUF 2	RCV_REG_0 RCV_REG_1 RCV_REG_2	RCV COUNT 0 RCV COUNT 1 RCV COUNT 2	COUNT 0 COUNT 1 COUNT 2	NEG EDGE S_W_TIMER	HALF BIT LOW HALF BIT HIGH FULL BIT LOW FULL BIT HIGH ;		INITIALIZE:	INIT_PCA:	•	ÍNIT_SP:	INIT_FLAGS:	••	
臣	199 200 201	5004 507 507 507 507 507 507 507 507 507 507	8007 007 007 007 007 007 007 007 007 007	2112	519 519 519	22222222222222222222222222222222222222	2227654 22276 22776 22776 22776 22776 22776 22776 22776 22776 22776 22776 22776 22776 22776 22776 22776 22776 22776 22776 22776 227776 22776 277776 27776 27776 277777777	230	9004905 20004905 20005005	2338 2338 240 240 240 240 240 240 240 240 240 240	24655432 24654432 24654432	249 250 2510 2510	253	
MCS-51 MACRO ASSEMBLER LOC OBJ L11	0030 0040 0050	0031 0041 0051	0032 0042 0052	0033 0043 0053	001100049	0015 0001 0002C 0002		0036 75815F	0039 750900 003C 750800 003F 750A11 0042 750B11 0045 750C11	0048 75E900 004B 75F900 004E 75A8D8 0051 D2DE	0053 759850 0056 75CBFF 0059 75CACC 0055 75C834	005F C200 0061 C208 0063 C210	0065 C201	








		270531-15
01/01/80 PAGE 5	Check module is configured as active time, otherwise error. has been received bit the context bit at the start bit at start contring bits sample bit time = 22cH update C/C registers to sample prompt bits ample a pre- ter a pre- prompt bit time = 22cH update C/C registers to sample prompt bits are not a sample prove the start bit from a byte pre- start bit and a been pre- tere a byte and a pre- tere a byte and a byte knowe a byte of a start bit neconjoure module 0 for next from a byte bit and bits are bit rary) reconjoure module 0 for next from a byte bit a start bit know a byte bit at a bit at a bit at the start bit a start bit are from a start bit a start bit from a start bit a provent from a start bit a start bit are from a start bit a provent from a start bit are from a start bit are are from a start bit are are a byte are are a byte are from a start bit are are a byte are are are a byte are are a byte are are are are are are are are are ar	; Error routine for invalid start or ; stop bit or invalid mode comparison
	RETI CUNE A, #S.M_TIMER, ERROR_0 JB Pl.3, ERROR_0 SETB RCV_START_BIT_0, RCV_BYTE_0 SETB RCV_START_BIT_0 MOV RCV_COUNT_0, #09H CUR MOV A, FFULL BIT_LOM MOV CAPPOL DJNZ RCV_COUNT_0, RCV_DATA_0 JND PI SERROR 0 SETB TFT_DNE_0 JND PI SERROR 0 SETB TFT_DNE_0 MOV CCMPO, #NEG_EDGE POP POM SETB TFT_DNE_0 SETB TFT_DNE_0 MOV CCMPO, #NEG_EDGE RETI RCV_RCV_REG_0, A MOV CCMPOL A SETB TFT_DNE_0 MOV CCMPOL A SETB TFT_DNE_0 MOV CCMPOL A RCT C RETI RCV_RCV_REG_0, A MOV CCMPOL A	CLR P3.5
SOURCE	ŘCV_START_0: řcv_byte_0: řcv_stop_0: řcv_data_0:	ERROR_0:
NE	00000000000000000000000000000000000000	416
LUC OBJ ILL INCKU ASSEMBLEK	0111 32 0112 844948 0112 804948 0113 20001A 0118 209345 0118 209345 0118 209345 0118 2090 0122 752209 0122 75227 0122 75227 0122 75227 0122 75227 0122 7527 0122 7527 0122 7527 0122 7527 0122 7527 0126 7531 0144 1531 0144 1531 0144 1531 0146 7531 0146 7531 015500 00000000000000000000000000000	0160 C2B5











2																	
01/01/80 PAGE 2			; compare/capture module ; Full bit time = 22CH ; 2400 Baud at 16 MHz		; (Compatible with receive routines)	; Increment PCA timer @ 1/12 osc. freq. ; Clear all status flags	; Module 3 configured as software timer	; Initialize all needed interrupts	; Serial port in mode 1 (8-bit UART) ; Reload values for 9600 Baud @ 16 MHz	; Timer 2 as a baud-rate generator, ; turn Timer 2 on							; Cause the first software timer to ; interrupt one bit time after ; PCA timer is started
	DATA . 57H	EQU 49H	EQU 2CH EQU 02H	INITIALIZATION	MOV SP, #5FH	MOV CMOD, #00H MOV CCON, #00H MOV CH, #00H	CCAPN	MOV IE, #0D8H	MOV SCON, #50H MOV RCAP2H, #0FFH	MOV T2CON, #34H	CLR TXM START BIT 0 CLR TXM-START-BIT-1 CLR TXM_START_BIT-2 CLR TXM_START_BIT_2	CLR TXM IN PROGRESS 0 CLR TXM_IN_PROGRESS_1 CLR TXM_IN_PROGRESS_2	MOV TXM BUF 0, #00H MOV TXM BUF 1, #00H MOV TXM_BUF 2, #00H	MOV TXM REG 0, #00H MOV TXM-REG-1, #00H MOV TXM_REG-2, #00H	MOV TXM COUNT 0, #00H MOV TXM-COUNT 1, #00H MOV TXM_COUNT 2, #00H	MOV DATA 0, 40FFH MOV DATA-1, 40FFH MOV DATA-2, 40FFH	MOV CCAP3L, #2CH MOV CCAP3H, #02H SETB CR
	SOURCE DATA_2	S W TIMER	FULL BIT LOW		INIT_TXM:	·~			INIT_SP:		init_flags:		<b>.</b> .	~		••	
	LINE 199	201	203 204 204	206 208 208 208	210	212	215	218	220	223	522 522 528 528 528 528 528 528 528 528	232 232 232 232 232 232	536 534 538 538 538 538 538 538 538 538 538 538	238 238 240 238 238 238 238 238 238 238 238 238 238	243 243 243 243 243 243 243 243 243 243	54765 548767 57875 5775 577	253 253 253
MCS-DI MACKO ASSEMBLEK	LOC OBJ 0057	0049	002C 0002		0036 75815F	0039 75D900 0032 75D800 003F 75F900	55	0048 75A8D8	004B 759850 004E 75CBFF	132		005D C204 005F C204 0061 C214	0063 753400 0066 754400 0069 755400	006C 753500 006F 754500 0072 755500	0075 753600 0078 754600 007B 755600	007E 7537FF 0081 7547FF 0084 7557FF	0087 75ED2C 008A 75FD02 008D D2DE

											270531–22
01/01/80 EAGE 3		MAIN TEST ROUTINE - TRANSMIT BITS	JMP IXM_ON_O JNB IXM IN PROGRESS 0, IXM ON 0 ; Determine if ready to send JNB IXM IN PROGRESS 1, IXM ON 1 ; nex byte. (i.e. transmit JNP IXM IN PROGRESS 2; IXM_ON 2 ; noc" in progress JMP MAIN_IXM	CLR TXM START_BIT_0 ; Clear flag from previous INC DATA 0 ; transmission MOV TXM REGF 0, DATA 0 ; transmission MOV TXM REGF 0, TXM BUF 0 ; Load "SBUF" with data byte MOV TXM COURT 0, #09H - ; 8 data bits + 1 stop bit DMP MAIN TXM IN PROGRESS 0	CLR TXM START BIT 1 INC DYM I 1, DATA 1 MOV TXM EBGT1, TXM BUF 1 MOV TXM COURT, 1, #094 1 MOV TXM COURT 1, #094 1 DMP MAIN TXM	CLR TXM START BIT 2 NUC XIM 2 2 DATA 2 MOV TXM FUE 2 DATA 2 MOV TXM FREST2, TXM BUF 2 MOV TXM FREST2, T09H STRY IN PROGRESS 2 JHP MAIN_TXM	PCA INTERRUPT ROUTINE - TRANSMIT BITS	PUSH ACC PUSH PSM CLR CCF3 JNB TXM_IN_PROGRESS_0,TRANSMIT_1 ; Chear s/w timer interrupt JNB TXM_IN_PROGRESS_0,TRANSMIT_1 ; Check which channel is	CHANNEL 0	JB TXM_START_BIT_0, TXM_BYTE_0 ; If start bit has been sent, CLR P3.2 ; continue transmitting data bits, SETB TXM_START_BIT_0 ; contervise transmit start bit JMP_TRANSMIT_1 ; check next transmit pin	3
SWPORT	SOURCE	•• •• ••	FIRST_TXM: MAIN_TXM:	TXM_ON_0:	TXM_ON_1:	TXM_ON_2:		TRANSMIT:		TRANSMIT_0:	••
ER	<b>LINE</b>	254 255 255	8320100087 200000087 200000087	557068765 7770687665 7770687665	22798 2018 2018 2018 2018 2018 2018 2018 201	583654327 5883654325 5883654325 5883654325 5883654325 58354325 58354325 58354325 58354325 58354325 58354325 58354325 58354325 58354325 58354325 58354325 58354325 58354325 5835435 5835435 5835435 5835435 58355 585555 58555 58555 585555 585555 585555 585555 585555 5855555 5855555 585555 585555 58555555	291 291	298 298 298 298 298 298 298 298 298 298	301	0000 <b>4</b> 00	308
MCS-51 MACRO ASSEMBL	LOC OBJ		008F 02009D 0092 300408 0095 300C16 0098 301424 0098 80F5	009D C203 009F 0537 004E 0537 00A1 853734 00A1 853435 00A1 D204 00A2 8024	00AE C20B 00B0 0547 00B2 854744 00B5 854445 00B8 D24609 00B8 D20C 00B0 80D3	00BF C213 00C1 0557 00C3 855754 00C6 855455 00C6 855455 00CC 0214 00CC 0214		0000 COE0 0002 COD0 0004 C20B 0006 30041E		0009 200307 000c C282 0006 D203 0060 0200F7	

MCS-51 MACKU ASSEMBLEK				
LOC OBJ				
0063 053607	310 TXM_BYTE_U:		; If bit count equals 1 thru 9, ; Transmit data bits (8 total)	
00E6 D2B2 00E8 C204	311 TXM_STOP_0: 312 313	SETB P3.2 CLR TXM_IN_PROGRESS_0	<pre>% When bit count = 0, transmit stop bit % Indicate transmission is finished and * ready for next hype</pre>	
			; Check next transmit pin	
00ED E535 00EF 13 00EA 9782	316 TXM_DATA_0: 317 318	MOV A, TXM_REG_0 RRC A MOV P3 2. C	; Transmit one bit at a time ; through the carry bit	
	319	MOV TXM REG 0, A JMP TRANSMIT_1	; Save what's not been sent ; Check next transmit pin	
	3221	CHANNEL 1		
00F7 300CIE 00FA 200807 00FF 2208 00FF 2208 0101 020118	325 TRANSMIT_1: 325 TRANSMIT_1: 328 328	JNB TXM IN PROGRESS 1, TRANSMIT_2 ; Similar to TRANSMIT_ JB TXM STAT_BIT_1, TXM_BYTE_1_2; Similar to TRANSMIT_ SCR P3-3 SVP TXM STATPIT_1 JVP TRANSMIT 2-	$r_2$ ; Similar to TRANSMIT_0	
â	330 ; 331 TXM_BYTE_1:			
	332 TXM_STOP_1: 334 335	SETB P3.3 CLR TXM IN PROGRESS_1 JMP TRANSMIT_2		
500	337 TXM_DATA_1: 338 338	MOV A, TXM REG_1 RRC A		
	0000	MOV TXM REG 1, A JMP TRANSMIT_2		
	2000 2000 2000	CHANNEL 2		
0118 30141E 011B 201307 0112 201307 0122 020139 0122 020139	345 TRANSMIT_2: 347 TRANSMIT_2: 349 350	UNB TXM IN PROGRESS 2, TXM EXIT ; Similar to TRANSMIT_0 UB TXM STAT BIT_2, TXM_BTTE_2 SIR P3:4 STB TXM STAT_BIT_2 SPP TXM EXIT_BIT_2	; ; Similar to TRANSMIT_0	
0125 D55607	352 TXM_BYTE_2:	DJNZ TXM_COUNT_2, TXM_DATA_2		
0128 D2B4 012A C214 012C 020139	354 TXM_STOP_2: 355 356	SETB P3.4 CLR TXM IN PROGRESS_2 JMP TXM_EXIT		
52 13 13	35/ / DATA_2: 359 TXM_DATA_2: 360	NOV A, TXM_REG_2 RRC A NOV P3.4, C		
0136 020139	361 362 363 <i>;</i>	JMP TXM_EXIT		
				270531-23

AB-41

