## 32-Bit Math Routines for the 8051

## RICK SCHUE

REGIONAL APPLICATIONS SPECIALIST INDIANAPOLIS, INDIANA

October 1992

Information in this document is provided in connection with Intel products. Intel assumes no liability whatsoever, including infringement of any patent or copyright, for sale and use of Intel products except as provided in Intel's Terms and Conditions of Sale for such products.

Intel retains the right to make changes to these specifications at any time, without notice. Microcomputer Products may have minor variations to this specification known as errata.
*Other brands and names are the property of their respective owners.
$\dagger$ Since publication of documents referenced in this document, registration of the Pentium, OverDrive and iCOMP trademarks has been issued to Intel Corporation.

Contact your local Intel sales office or your distributor to obtain the latest specifications before placing your product order.

Copies of documents which have an ordering number and are referenced in this document, or other Intel literature, may be obtained from:

Intel Corporation
P.O. Box 7641

Mt. Prospect, IL 60056-7641
or call 1-800-879-4683

# 32-BIT MATH ROUTINES CONTENTS PAGE FOR THE 8051 

Here are some easy to use 16 - and 32 -bit math routines that take the pain out of calculations such as PID loops, A/D calibration, linearization calculations and anything else that requires 32-bit accuracy.

The package is written to interface with PL/M-51. Parameters are passed as 16 -bit words to the routines, which perform operations on a 32-bit "accumulator" resident in memory. The following functions are performed:

Load_16 (word_param)
Loads a 16 -bit -RD into the low half of the 32 -bit "accumulator", zeros upper 16 bits of accumulator.

Load_32 (word_hi,word_lo)
Loads word_hi into upper 16 bits of accumulator, word lo_into Lower 16 bits.

## Low_16

Returns the lower 16 bits of the accumulator, bits 0 through 15.

Mid_16
Returns the middle 16 bits of the accumulator, bits 8 through 23.

High_16
Returns the upper 16 bits of the accumulator, bits 16 through 31.

Mul_16 (word_param)
Multiplies the 32 -bit accumulator by the 16 -bit word supplied, result left in accumulator.

Div_16 (word_param)
Divides the 32 -bit accumulator by the 16 -bit word supplied, result left in accumulator.

## Add_16 (word_param)

Adds the 16 -bit word supplied to the 32 -bit accumulator.

Sub_16 (word_param)
Similar to Add_16 but for subtraction.
Add_32 (word_hi,word_lo)
Forms a 32-bit value for word_hi and word_lo and adds it to the accumulator.

Sub_32 (word_hi,word_lo)
Similar to Add_32 but for subtraction.

## APPLICATION

Typical applications have 16-bit "input" values and produce 16 -bit "output" values, but require 32 -bit values for intermediate results. An example would be reading a $12-$ bit $\mathrm{A} / \mathrm{D}$, performing some gain and offset calculation on the raw A/D data to produce a calibrated 16 bit result. Doing this is a simple task with this math package.

```
CALL Load_l6(AD_value);
CALL Add_l6 (offset_value);
CALL Mul_l6 (gain_factor);
/* gain is in units of 1/256 */
result = Mid_l6;
```

In this example the accumulator was loaded with the raw A/D value and then the offset was applied. The gain_factor was "pre-multiplied" by 256 ( 8 bits), giving it a granularity of $1 / 256$. The result was extracted from the "middle" 16 bits of the accumulator (bits 8 to 23) to account for the scaling factor of 256 introduced in the multiply step.

The package requires about 384 bytes of ROM and 30 bytes of RAM. Individual routines can be deleted to conserve RAM if they are not used.

## CODE SOURCE LISTINGS

| CODE SOURCE LIStings |  |  |  |
| :---: | :---: | :---: | :---: |
| NAME Math_32_Module |  |  |  |
| PUBLIC Load_16, ?Load_16? byte |  |  |  |
| PUBLIC Load_32, ? Load 32? byte |  |  |  |
| PUBLIC Mul_İ6, ?Mul_16? byte |  |  |  |
| PUBLIC Div_l6, ?Div-16?byte |  |  |  |
| PUBLIC Add_16, ?Add_16?byte |  |  |  |
| PUBLIC Sub_16, ?Sub_16? byte |  |  |  |
| PUBLIC Add_32, ? Add_32?byte |  |  |  |
| PUBLIC Sub_32, ?Sub-32? byte |  |  |  |
| PUBLIC Low_16, Mid_16, High_16 |  |  |  |
| ; |  |  |  |
| Math_32_Code SEGMENT CODE |  |  |  |
|  |  |  |  |
| RSEG Math_32_Data |  |  |  |
| ?Load_16?byte: -DS 2 |  |  |  |
| ?Load_32?byte: DS 4 |  |  |  |
| ?Mul_16?byte: DS 2 |  |  |  |
| ?Div_16?byte: DS 2 |  |  |  |
| ?Add_16?byte: DS 2 |  |  |  |
| ?Sub_16?byte: DS 2 |  |  |  |
| ?Add_32?byte: DS 4 |  |  |  |
| ?Sub_32?byte: DS 4 |  |  |  |
| OP_0: DS 1 |  |  |  |
| $\mathrm{OP}^{-1} \mathrm{l}$ : DS 1 |  |  |  |
| $\mathrm{OP}_{-2}^{-2}$ : DS 1 |  |  |  |
| $\mathrm{OP}^{-3} 3$ : | DS 1 |  |  |
| TMP_0: | DS 1 |  |  |
| 'TMP_1: | DS 1 |  |  |
| TMP_2: | DS 1 |  |  |
| TMP_3: ${ }^{-1}$ DS 1 |  |  |  |
| ; RSEG Math_32_code |  |  |  |
|  |  |  | 270530-1 |

Load_16:
; Load the lower 16 bits of the OP registars with the value supplied
MOV OP_3,\#0
MOV OP $2, \# 0$
MOV OP ${ }^{-1, ? \text { Load_16?byte }}$
MOV OP_0,?LDac_i6?byte + 1
RET
Load_32:
; Load all the OP registers with the value supplied
MOV OP_3,?Load_32?byte
MOV OP_2,?Load-32?byte +1
MOV OP_1,?LOad_32?byte +2
MOV OP_0,? Load_32?byte +3
RET
Low_16:
; Return the lower 16 bits of the OP registers
MOV R6,OP_1
MOV R7, OP_0
RET
Mid_16:
; Return the middle 16 bits of the OP registers
MOV R6,OP_2
MOV R7, $\mathrm{OP}_{-1}^{-1}$
RET
High_16:
;Return the high 16 bits of the OP registers
MOV R6,OP_3
MOV R7,OR_2
RET
Add_16:
-;Add the 16 bits supplied by the caller to the OP registers
$\begin{array}{ll}\text { CLR } & C \\ \text { MOV } & \text { A,OP } 0\end{array}$
ADDC A,?A効_l6?byte +1 ;low byte first
MOV OP O, A
MOV A,OP 1
ADDC A,?A $\overline{\text { du }}$ _l6?byte $\quad$;high byte + carry
$\begin{array}{ll}\text { MOV } & \text { OP_1,A } \\ \text { MOV } & \text { A,OP_2 }\end{array}$
$\begin{array}{lll}\mathrm{MDDDC} & \mathrm{A}, \# \mathrm{O}^{-} & \text {;propagate carry only }\end{array}$
$\begin{array}{lll}M O V & O P-2, A & \\ M O V & A, O,-3 & \\ A D D C & A, \# O^{-} & \text {;propagate carry only }\end{array}$
$\begin{array}{lll}A D D C & A, \# 0^{-} & \text {;propagate carry only } \\ M O V & O P Z 3, A & \end{array}$

```
Add_32:
    ;Add the }32\mathrm{ bits supplied by the caller to the OP registers
    CIR C
    MOV A,OP 0
    MOV OP O,A
    ADDC A,?Ad\overline{d_32?byte + 2 ;mid-lowest byte + carry}
    MOV OP 1,A
    MOV A,\overline{OP 2 }
    MOV OP 2,A
    MOV A,OP 3 
    MOV OP_3,A
    RET
Sub_16:
    ;Subtract the 16 bits supplied by the caller from the OP registers
    CLR C
    MOV A,OP_0
    MOV OP O,A
    MOV A,OP_1 
    MOV OP 1,A
    MOV A,\overline{OP}
    SUBB A,#\mp@subsup{O}{}{-}
    MOV OP_2,A
```



```
ub_32:
    ;Subtract the }32\mathrm{ bits supplied by the caller fram the OP registers
    CLR C
    MOV A,OP O
    SUBB A,?Süb_32?byte + 3 ; lowest byte first
    MOV OP O,A
    SUBB A,?Sub_32?byte + 2 ;mid-lowest byte + carry
    MOV OP 1,A
    MOV A,OP_2
    SUBB A,?Süb_32?byte + 1 ;mid-highest byte + carry
    MDV OP 2,A
    MOV A,OPP_3
    SUBB A,?Sūb_32?byt= ;highest byte + carry
    MOV OP_3,A
    RET
```

```
Mul_16:
    ;Multiply the 32 bit OP with the 16 value supplied
    MOV TMP_3,#0 ;clear out upper 16 bits
    MOV TMP-2,#0
    ;Generate the lowest byte of the result
    MOV B,OP_O
    MOV A,?Mūl_l6?byte+l
    MUL AB
    MOV TMP_0,A ;low-order result
    MOV TMP-1,B ;high_order result
    ;Now generate the next higher order byte
    MOV B,OP 1
    MOV A,?Mul_16?byte+1
    ML AB
    ADD A,TMP_l ;low-order result
    MOV TMP_1,A ; save
    MOV A,B-}
    ADDC A,TMP_2 ; include carry from previous operation
    MOV TMP_2,A ; save
    JNC Mul_loopl
    INC TMP_3 ; propagate carry into TMP_3
Mul_loopl:
    MOV B,OP 0
    MOV A,?Mūi_16?byte
    ML AB
    ADD A,TMP_1 ;low-order result
    MOV TMP_l,A ; save
    MOV A,B-1,A ; get high-order result
    ADDC A,TMP_2 ; include carry from previous operation
    MOV TMP_2,A ; save
```



```
Mul_loop2:
    ; Now start working on the 3rd byte
    MOV B,OP 2
    MOV A,?Mul_16?byte+1
    MUL AB
    ADD A,TMP_2 ;low-order result
    MOV TMP_2,A ; save
    MOV A,B-2,A ; ; get high-order result
    ADDC A,TMP 3 ; include carry from previous operation
    MOV TMP_3,A ; save
    ; Now the Other half
    MOV B,OP 1
    MOV B,OP_1
    MUL AB
    ADD A,TMP_2 ;low-order result
    MOV TMP_2,A ; save
    MOV A,B ; get high-order result
    ADDC A,TMP 3 ; include carry from previous operation
    MOV TMP 3,A ; save
    ; Now finish off the highest order byte
    MOV B,OP 3
    MOV A,?Mū1_l6?byte+1
```

```
M几 AB
ADD A,TMP_3 ;low-order result
MOV TMP_3,A ; save
; Forget about the high-order result, this is only 32 bit math!
MOV B,OP_2
MOV A,?M
ADD A,TMP 3 ;low-order result
MOV TMP 3,A ; save
; Now we are all done, move the TMP values back into OP
MOV OP_0,TMP_O
MOV OP-1,TMP-1
MON OP_2,TMP_2
MOV OP_-3,TMP_3
```

Div_16:
;This divides the }32\mathrm{ bit OP register by the value supplied
MOV R7,\#0
MOV R6,\#0 TMP 0,\#0 ;zero out partial remainder
MOV TMP 0,\#0
IMP-1,\#0
MOV TMP_2,\#O
MOV TMP-3,\#0
MOV Rl,?Div_l6?byte ;load divisor
MOV R0,?Div_16?byte+1
MOV R5,\#32
;This begins the loop
Div_loop:
CALL Shift_D ; shift the dividena and return MSB in C
MOV A,R6 ;snift carry into LSB of partial remainder
RLC A
MOV R6,A
MOV A,R7
RLC A
MOV R7,A
;now test to see if R7:R6 >= Rl:R0
JC Can_sub ;Carry out of R7 shift means R7:R6 > Rl:R0
CTP Can_sub
MOV A,R7 ; subtract Rl from R7 to see if Rl < R7
SUBB A,Rl ; A = R7 - Rl, carry set if R7< Rl
;at this point R7>Rl or R7=Rl
;at this point R7>Rl or R7=Rl
;if R7 = RI, test for R6>=R0
CLR C
MOV A,R6
SUBB A,R0 ; A = R6 - RO, carry set if R6 < RO
JC Cant_sub
Can sub:
; subtract the divisor from the partial remainder
CLR C
SUBB A,RO ; A = R6 - RO
MOV R6,A
MOV A,R7
SUBB A,RI ; A = R7 - Rl - Borrow
MOV R7,A
SETB C
JMP Quot
Cant sub:
;shift a 0 into the quotient
CLR C
Quot:
;shift the carry bl= into the quotient
CALL Shift Q
; Test for competicn
DJNZ R5,Div_loop
; Now we are all done, move the TMP values back into OP
MOV OP 0,TMP O
MOV OP_1,TMP_1

```
```

    \(\begin{array}{ll}\mathrm{MOV} & O P_{2}, \mathrm{TMP}_{2} \\ \mathrm{MDV} & \mathrm{OP}_{3}, \mathrm{TMP}_{3}\end{array}\)
    RET
    Shift D:
; shift the dividend one bit to the left and return the MSB in $C$
CLR C
MOV A,OP_O
MOV OP_O,A
MOV A, OP_1
RLC A
MOV OP_1,A
$\mathrm{A}, \overline{\mathrm{OP}} \mathrm{Z}^{2}$
A
OP 2,A
A, $\bar{O} \mathrm{P} \_3$
A
OP_3,A
Shift_Q:
; shift the quotent one bit to the left and shift the $C$ into LSB
MOV A,TMP 0
RLC A
MOV TMP_O,A
$\mathrm{MOV} A, \mathrm{TMP} 1$
NLC A
TMP_1,A
$\mathrm{A}, \mathrm{TMP} \mathbf{Z}^{2}$
A
TMP 2,A
A, $\overline{M P} \mathbb{M}_{3}$
A
TMP_3, A
RET
END

```
```

