



VRM 8.3 DC–DC Converter Design Guidelines

June 1998

Order Number: 243870-001

Information in this document is provided in connection with Intel products. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Intel's Terms and Conditions of Sale for such products, Intel assumes no liability whatsoever, and Intel disclaims any express or implied warranty, relating to sale and/or use of Intel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. Intel products are not intended for use in medical, life saving, or life sustaining applications.

Intel may make changes to specifications and product descriptions at any time, without notice.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

The Pentium® II Xeon™ processor may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an ordering number and are referenced in this document, or other Intel literature, may be obtained by calling 1-800-548-4725 or by visiting Intel's website at <http://www.intel.com>

Copyright © Intel Corporation 1998.

* Third-party brands and names are the property Of their respective owners.

Table Of Contents

1. ELECTRICAL SPECIFICATIONS	5
1.1 Output Requirements	5
1.2 Input Voltage and Current	7
1.3 Input Controls	8
1.4 Efficiency	9
1.5 Protection	9
1.6 Current Sharing	9
2. MECHANICAL REQUIREMENTS	10
3. TESTS AND STANDARDS	12
3.1 Environmental	12
3.2 Shock and Vibration	12
3.3 Electromagnetic	12
3.4 Reliability	12
3.5 Safety	13

Applications and terminology

This document defines a range of DC-to-DC converters to meet the power requirements of computer systems using Intel microprocessors. It does not attempt to define a specific voltage regulator module (VRM) implementation. VRM requirements will vary according to the needs of different computer systems, including the range of processors a specific VRM is expected to support in a system.

The VRM 8.3 definition is specifically intended to meet the needs of Intel® Pentium® II Xeon™ processor-based workstation and server systems. Its features may also be applicable to Pentium II processor-based systems with similar layout constraints, especially multiple-processor systems.

Each guideline is placed into one of three categories. The category immediately follows the section heading and is one of the following:

- REQUIRED:** An essential part of the design—necessary to meet processor voltage and current specifications.
- EXPECTED:** Part of Intel’s processor power definitions; necessary for consistency with the designs of many systems and power devices.
- PROPOSED:** Normally met by of this type of DC-to-DC converter and, therefore, included as a design target. Likely to be specified by system manufacturers.

1. Electrical Specifications

1.1 Output Requirements

REQUIRED

The VRM supplies the required voltage and current to a processor as shown in the following tables. VRM 8.3 is similar to VRM 8.2, with the addition of an input pin and output specifications for sensing the processor voltages, $V_{CC_{CORE}}$ and $V_{CC_{L2}}$, closer to the load. VRM 8.3 is specifically defined for systems whose resistance in the power distribution paths makes $V_{CC_{CORE}}$ and $V_{CC_{L2}}$ regulation difficult.

The following conditions apply to the specifications:

- Specifications apply to all frequencies unless specific frequencies are listed.
- $I_{CC_{CORE}}$ is measured at nominal $V_{CC_{CORE}}$ under maximum signal loading conditions

Table 1, Voltage and Current Specifications for Intel® Pentium® II Xeon™ Processor Core

Symbol	Parameter	Processor core frequency (MHz)	Min	Typical	Max	Unit
$V_{CC_{CORE}}$	Vcc for processor core			2.0		V
	$V_{CC_{CORE}}$ static tolerance at VRM pins on system board		-0.060		0.060	V
	$V_{CC_{CORE}}$ static tolerance at test point in Figure 1.		-0.070		0.070	V
	$V_{CC_{CORE}}$ transient tolerance at VRM pins on system board.		-0.100		0.100	V
$I_{CC_{CORE}}$	Current for $V_{CC_{CORE}}$	400 (higher frequencies)			12.5 16.0	A
$I_{CC_{SGNTCORE}}$	Icc for Stop-Grant $V_{CC_{CORE}}$				0.8	A
$dI_{CC_{CORE}}/dt$	Icc slew rate				20	A/ μ s

Maximum $I_{CC_{CORE}}$ measurement note (applies to Table 1) — Voltage regulators may be designed with a minimum equivalent internal resistance to ensure that the output voltage, at maximum current output, is no greater than the nominal (i.e., typical) voltage level of $V_{CC_{CORE}}$ ($V_{CC_{CORE-TYP}}$). In this case the maximum current level for the regulator ($I_{CC_{CORE-REG}}$) can be reduced from the specified maximum $I_{CC_{CORE}}$ ($I_{CC_{CORE-MAX}}$) and is calculated by the equation:

$$I_{CC_{CORE-REG}} = I_{CC_{CORE-MAX}} \times (V_{CC_{CORE-TYP}} - V_{CC_{CORE}} \text{ static tolerance}) / V_{CC_{CORE-TYP}}$$

For example, a VRM supporting the 400 MHz Pentium II Xeon processor could be designed for:

$$I_{CC_{CORE-REG}} = 12.5 \times (2.0 - 0.06) / 2.0 = 12.1 \text{ A.}$$

Table 2, Voltage and Current Specifications for Intel® Pentium® II Xeon™ Processor Second-Level Cache with VID

Symbol	Parameter	Processor core frequency (MHz)	L2 cache	Min	Typical	Max	Unit
$V_{CC_{L2}}$	Vcc for processor L2 cache	400 400 (higher frequencies)	512K 1M		2.5 2.5 2.0 - 2.7		V
	$V_{CC_{L2}}$ static tolerance at VRM pins on system board			-0.060		0.060	V
	$V_{CC_{L2}}$ static tolerance at test point in Figure 1			-0.070		0.070	
	$V_{CC_{L2}}$ transient tolerance at VRM pins on system board			-0.100		0.100	V
$I_{CC_{L2}}$	$V_{CC_{L2}}$ current	400 400 (higher frequencies)	512K 1M			3.0 6.0 9.4	A
$dI_{CC_{L2}}/dt$	Icc slew rate					5	A/ μ s

* Pentium® II Xeon™ processor L2 cache options *may* draw $I_{CC_{L2}}$ as high as 9.4A (with $I_{CC_{CORE}} \leq 16A$)

Table 3, Processor Support by VRM Type

VRM Type	Processors Supported
VRM 8.3-1	Pentium® II Xeon™ processor at 400 MHz
VRM 8.3-2, -3	VRM 8.3-1, -2 plus higher frequencies TBD

◆ Static Voltage Regulation

REQUIRED

The output voltage measured at the VRM output pins on the system board must be within the static range shown in the respective tables, except for input voltage turn-on and turn-off and for current transitions as shown under “Transient Voltage Regulation” below. The static limits apply to ambient temperatures between 0°C and 60°C. Static voltage regulation includes:

- DC output initial voltage set point adjust
- Output ripple and noise
- Output load ranges specified in tables above
- Temperature and warm up specified in Section 3.1.

◆ Transient Voltage Regulation

REQUIRED

The output voltage measured at the VRM output pins on the system board must be within the transient range shown in the respective tables, including the transition from $I_{CC_{SGNTCORE}}$ (Stop-Grant state) to $I_{CC_{CORE}}$ (Maximum) or from $I_{CC_{CORE}}$ (Maximum) to $I_{CC_{SGNTCORE}}$ (Stop-Grant state), except as noted for input voltage turn-on and turn-off. This tolerance must include the variation due to DC voltage regulation plus the effects of the output load transient at the VRM output pins. Load transient response may not exceed the static voltage specification for longer than 100 μ sec. The toggle rate for the output load transition must range from 100 Hz to 100 kHz. Under the above conditions and for all toggle rates, the

transient response must be measured over a 20 MHz frequency band, and at ambient temperatures between 25°C and 50°C.

◆ **Output Ripple and Noise** **PROPOSED**

Ripple and noise are defined as periodic or random signals over a 20 MHz frequency band at the output pins under constant load. Output ripple should be consistent with the static voltage requirements.

◆ **Variation with Load** **PROPOSED**

To assist in providing margin during high-slew-rate current load transitions, the vendor may target module performance to provide for a positive offset (≤ 40 mV) under minimum load conditions, and a negative offset (≤ 40 mV) under maximum load conditions.

◆ **Turn-on Response Time** **PROPOSED**

The output voltage should be within its specified range within 10 msec of the input reaching 95% of its nominal voltage.

◆ **Overshoot at Turn-On or Turn-Off** **REQUIRED**

Overshoot upon the application or removal of the input voltage under the conditions specified in Section 1.2 must be less than 10% above the initial set output voltage. No negative voltage may be present on any output during turn-on or turn-off.

◆ **Power Good Output—PWRGD** **EXPECTED**

An open collector signal consistent with TTL DC specifications should be provided. This signal should transition to the open ($>100\text{K}\Omega$) state within 20 milliseconds of the input stabilizing within the range specified in Section 1.2. The signal should be in the low-impedance (to ground) state whenever V_{out} is more than $\pm 12\%$ from nominal and be in the open state whenever V_{CCCORE} is within its specified range.

Some systems logically combine power good signals from multiple processors and reset all processors if any processor's V_{CCCORE} source fails. Other systems use VID codes for voltages below 1.8V for identification purposes. Such systems may require the VRM's PWRGD output to be in the high state when the VRM's V_{CCCORE} output is disabled by VID inputs, including the no-processor code (1111). That is, $\text{PWRGD} = (\text{V}_{\text{CCCORE}} \text{ outputs within } 12\% \text{ of nominal}) \text{ OR } (\text{output disabled in response to VID code})$.

1.2 Input Voltage and Current

◆ **Input Voltages** **EXPECTED**

Available inputs are at $12\text{V} \pm 5\%$ and $5\text{V} \pm 5\%$. Any single voltage or combination may be used by the VRM. These voltages are supplied by a conventional computer power supply through a cable to the motherboard. Input voltage requirements should be clearly marked on the module.

◆ **Load Transient Effects on Input Voltages** **PROPOSED**

The VRM should be able to provide for an output current step at the load from $I_{\text{CCCORE}}(\text{Stop-Grant state})$ to $I_{\text{CCCORE}}(\text{Maximum})$ or $I_{\text{CCCORE}}(\text{Maximum})$ to $I_{\text{CCCORE}}(\text{Stop-Grant state})$ within the time interval listed in Section 1.1. During this step response the input current di/dt should not exceed $0.1\text{A}/\mu\text{sec}$. For applications with multiple VRMs supplied by any voltage source on a board the step response di/dt of an individual VRM should not exceed $0.04\text{A}/\mu\text{sec}$.

1.3 Input Controls

These are signals that control the VRM (shown with corresponding pins in Table 5).

◆ Output Enable—OUTEN

EXPECTED

The module should accept an open collector signal consistent with TTL DC specifications for controlling the output voltage. The logic low state disables the output voltage.

◆ Voltage Identification—VID[0:4]

EXPECTED

The module should accept five signals, used to indicate the voltage required by the processor, as defined by Table 4. Five processor package pins will have an open-ground pattern corresponding to the voltage required by the individual processor unit. System designs may use pull-up resistors to pull open VID lines to a TTL V_{IH} level. Generally these pull-ups will use the VRM input voltage, with an appropriate resistor divider if the input voltage is 12 volts. If used, such pull-ups should have a resistance $\geq 10K\Omega$.

Voltages below 1.8V and above 2.8V may be considered optional for use by the module supplier and system manufacturer.

Table 4, Voltage Identification Code

Processor Pins 0 = Connected to V _{SS} 1 = Open or pull-up to V _{in}					V _{CC} _{CORE} or V _{CC} _{L2} (VDC)	Processor Pins 0 = Connected to V _{SS} 1 = Open or pull-up to V _{in}					V _{CC} _{CORE} or V _{CC} _{L2} (VDC)
VID4	VID3	VID2	VID1	VID0		VID4	VID3	VID2	VID1	VID0	
0	1	1	1	1	1.30	1	1	1	1	1	No CPU
0	1	1	1	0	1.35	1	1	1	1	0	2.1
0	1	1	0	1	1.40	1	1	1	0	1	2.2
0	1	1	0	0	1.45	1	1	1	0	0	2.3
0	1	0	1	1	1.50	1	1	0	1	1	2.4
0	1	0	1	0	1.55	1	1	0	1	0	2.5
0	1	0	0	1	1.60	1	1	0	0	1	2.6
0	1	0	0	0	1.65	1	1	0	0	0	2.7
0	0	1	1	1	1.70	1	0	1	1	1	2.8
0	0	1	1	0	1.75	1	0	1	1	0	2.9
0	0	1	0	1	1.80	1	0	1	0	1	3.0
0	0	1	0	0	1.85	1	0	1	0	0	3.1
0	0	0	1	1	1.90	1	0	0	1	1	3.2
0	0	0	1	0	1.95	1	0	0	1	0	3.3
0	0	0	0	1	2.00	1	0	0	0	1	3.4
0	0	0	0	0	2.05	1	0	0	0	0	3.5


Note: Table shows the full VID range for reference. Actual Pentium® II Xeon™ processor V_{CC}_{CORE} and V_{CC}_{L2} requirements are 1.8V–2.8V.

◆ Remote Sense

EXPECTED

The SENSE input is a trace on the system board, connected to the load. Figure 1 represents the distribution path and sense line for test purposes.

Figure 1, Test Circuit for Remotely Sensed $V_{CC_{CORE}}/V_{CC_{L2}}$
 (Values are minimum except as noted)



1.4 Efficiency

PROPOSED

The efficiency of the VRM should be greater than:

- 80% at maximum output current
- 40% at 0.5A.

1.5 Protection

These are features built into the VRM to prevent damage to itself or the circuits it powers.

◆ Over Voltage Protection

PROPOSED

Protection Level: The VRM should provide over-voltage protection by shutting itself off when the output voltage rises beyond V_{trip} . V_{trip} should be set between 110% and 125% of the voltage demanded by the processor (via the VID pins).

Voltage Sequencing: No combination of input voltages should falsely trigger an OVP event.

◆ Short Circuit Protection

PROPOSED

Load short circuit is defined as a load impedance of less than approximately 90 mΩ. The VRM should be capable of withstanding a continuous short-circuit to the output without damage or over-stress to the unit.

◆ Reset After Shutdown

PROPOSED

If the VRM goes into a shutdown state due to a fault condition on its outputs, the VRM should return to normal operation after the fault has been removed, or after the fault has been removed and power has been cycled off and on.

1.6 Current Sharing


PROPOSED

The pin designated Ishare is intended to permit two or more modules to balance the total current load between them. There is no expectation of interoperability between the sharing mechanisms of different module or system implementations.

Table 5, Module Pinout

Pin #	Row A	Row B
1	5Vin	5Vin
2	5Vin	5Vin
3	5Vin	5Vin
4	12Vin	12Vin
5	12Vin	SENSE
6	Ishare	OUTEN
7	VID0	VID1
8	VID2	VID3
9	VID4	PWRGD
10	VCC _{CORE}	VSS
11	VSS	VCC _{CORE}
12	VCC _{CORE}	VSS
13	VSS	VCC _{CORE}
14	VCC _{CORE}	VSS
15	VSS	VCC _{CORE}
16	VCC _{CORE}	VSS
17	VSS	VCC _{CORE}
18	VCC _{CORE}	VSS
19	VSS	VCC _{CORE}
20	VCC _{CORE}	VSS

Figure 2, Pin Orientation



2. Mechanical Requirements

The VRM 8.3 interface should be mechanically compatible with Intel's Voltage Regulator Module Header 8, revision 3.0. For detailed voltage regulator module, connector, and header dimensions, see *VRM 8.1 DC-DC Converter Design Guidelines*, available from the Intel® Pentium® II Processor developers' web site: <http://developer.intel.com/design/PentiumII/applnots/243408.htm>.

◆ Dimensions

EXPECTED

Outline dimensions should be equal to or less than 3.1" x 1.5" x 1.1". Maximum component height should be 0.90" on the connector side and 0.14" on the back side of the module.

◆ Interconnect

EXPECTED

Interconnect should consist of a 40 pin interface, type AMPMOD2 or equivalent, with the socket (part number 532956-7 or equivalent) mounted to the module. The current capacity must be at least 2A/pin. The pin electrical interface should be as given in Table 5.

◆ Mating header (reference)

The VRM 8.3 Header is a 40-position, two-row shrouded header with straight posts on 0.1 inch centers (ref. AMP # 146315-1 or equivalent). The voltage regulator module is to be retained to and removed from the header by features on the header that mate with the voltage regulator module. The removal and

installation process must not require the use of tools. The removal features must be accessible from the back side (opposite the receptacle) of the module. (ref. Figure 2).

◆ **Weight**

EXPECTED

Package weight, including any integral heat sink, should be less than three ounces.

◆ **Marking**

EXPECTED

The input voltage (either +5VDC or +12VDC) should be conspicuously marked on the module, to be visible during insertion of the module into the header. Marking options include:


- Color code the text on the label: red = +5V; blue = +12V.
- List the output voltage range and input and output currents.

◆ **Alternative attachment (reference)**

Normally the module should be capable of being inserted and extracted from the top, without the use of any tools. An alternative mounting configuration, as shown in Intel application note AP-523, *Pentium® Pro Processor Power Distribution Guidelines*, is permitted. In this configuration the baseboard interface should consist of an unshrouded connector type AMPMOD2, part number 2-103783-0, or equivalent. This mounting configuration can be used in applications where, under normal usage, the module would not be removed after installation.

Figure 3, Module Top View

(dimensions in inches)



3. Tests and Standards

PROPOSED

3.1 Environmental

Design, including materials, should be consistent with the manufacture of units that meet the environmental reference points in Table 6.

Table 6, Environmental Specifications

	Operating	Non-Operating
Temperature	Ambient 0°C to +60°C at full load with a maximum rate of change of 5°C/10 minutes minimum but no more than 10°C/hour. ¹	Ambient -40°C to 70°C with a maximum rate of change of 20°C/hour. ²
Humidity	To 85% relative humidity.	To 95% relative humidity.
Altitude	0 to 10,000 feet	0 to 50,000 feet.
Electrostatic discharge	15 KV initialization level. The direct ESD event shall cause no out-of-regulation conditions. ³	25 KV initialization level.

¹ See Section 1.1 for static and transient test conditions.

² Thermal shock of -40°C to +70°C, 10 cycles; transfer time shall not exceed 5 minutes, duration of exposure to temperature extremes shall be 20 minutes.

³ Includes overshoot, undershoot, and nuisance trips of the over-voltage protection, over-current protection or remote shutdown circuitry.

3.2 Shock and Vibration

The VRM should not be damaged and the interconnect integrity not compromised during:

- A shock of 50G with an 11 millisecond half sine wave, non-operating, the shock to be applied in each of the orthogonal axes.
- Vibration of 0.01G² per Hz at 5 Hz, sloping to 0.02G² per Hz at 20 Hz and maintaining 0.02G² per Hz from 20 Hz to 500 Hz, non-operating, applied in each of the orthogonal axes.

3.3 Electromagnetic

Design, including materials, should be consistent with the manufacture of units that comply with the limits of FCC Class B and VDE 243 Level B for radiated emissions, given the existence of an external package around the VRM with 20dB of shielding.

3.4 Reliability

The VRM should be designed to function to electrical specifications, within the environmental specifications, with 60°C air at a velocity of 100 LFM directed along the connector axis.

◆ Component De-rating

The following component de-rating guidelines should be followed:

- Semiconductor junction temperatures should be < 115°C with ambient at 50°C.
- Capacitor case temperature should not exceed 80 % of rated temperature.
- Resistor wattage de-rating should be > 50%.
- Component voltage and current de-rating should be > 20%, the effects of ripple current heating should be accounted for in this de-rating.

◆ Mean-Time-Between-Failures (MTBF)

Design, including materials, should be consistent with the manufacture of units with an MTBF of 500,000 hours of continuous operation at 55°C, maximum-outputs load, and worst-case line, while meeting specified requirements. MTBF should be calculated in accordance with MIL-STD-217F.

3.5 Safety

Design, including materials, should be consistent with the manufacture of units that meet the standards of UL flammability specifications per 94V-0.



UNITED STATES, Intel Corporation
2200 Mission College Blvd., P.O. Box 58119, Santa Clara, CA 95052-8119
Tel: +1 408 765-8080

JAPAN, Intel Japan K.K.
5-6 Tokodai, Tsukuba-shi, Ibaraki-ken 300-26
Tel: + 81-29847-8522

FRANCE, Intel Corporation S.A.R.L.
1, Quai de Grenelle, 75015 Paris
Tel: +33 1-45717171

UNITED KINGDOM, Intel Corporation (U.K.) Ltd.
Pipers Way, Swindon, Wiltshire, England SN3 1RJ
Tel: +44 1-793-641440

GERMANY, Intel GmbH
Dornacher Strasse 1
85622 Feldkirchen/ Muenchen
Tel: +49 89/99143-0

HONG KONG, Intel Semiconductor Ltd.
32/F Two Pacific Place, 88 Queensway, Central
Tel: +852 2844-4555

CANADA, Intel Semiconductor of Canada, Ltd.
190 Attwell Drive, Suite 500
Rexdale, Ontario M9W 6H8
Tel: +416 675-2438