

Application Note 27 Understanding and Using Cyclic Redundancy Checks with Dallas Semiconductor <u>i</u>ButtonTM Products


www.dalsemi.com

INTRODUCTION

The Dallas Semiconductor iButton products are a family of devices that all communicate over a single wire following a specific command sequence referred to as the 1-WireTM Protocol. A key feature of each device is a unique 8-byte ROM code written into each part at the time of manufacture. The components of this 8-byte code can be seen in Figure 1. The least significant byte contains a family code that identifies the type of iButton product. For example, the DS1990A has a family code of 01 Hex and the DS1991 has a family code of 02 Hex. Since multiple devices of the same or different family types can reside on the same 1-Wire bus simultaneously, it is important for the host to be able to determine how to properly access each of the devices that it locates on the 1-Wire bus. The family code provides this information. The next 6 bytes contain a unique serial number that allows multiple devices within the same family code to be distinguished from each other. This unique serial number can be thought of as an "address" for each device on the 1-Wire bus. The entire collection of devices plus the host form a type of miniature local area network, or MicroLAN; they all communicate over the single common wire. The most significant byte in the ROM code of each device contains a Cyclic Redundancy Check (CRC) value based on the previous 7 bytes of data for that part. When the host system begins communication with a device, the 8byte ROM is read, LSB first. If the CRC that is calculated by the host agrees with the CRC contained in byte 7 of ROM data, the communication can be considered valid. If this is not the case, an error has occurred and the ROM code should be read again.

Some of the <u>i</u>Button products have up to 8 kbytes of RAM in addition to the 8 bytes of ROM that can be accessed by the host system with appropriate commands. Even if <u>i</u>Buttons do not have CRC hardware onboard, if the host has the capability to calculate a CRC value for the ROM codes, then a procedure to store and retrieve data in the RAM portion of the devices using CRCs can also be developed. Data can be written to the device in the normal manner; then a CRC value that has been calculated by the host is appended and stored with the data. When this data is retrieved from the <u>i</u>Button, the process is reversed. The host compares the CRC value that was computed for the data bytes to the value stored in memory as the CRC for that data. If the values are equal, the data read from the <u>i</u>Button can be considered valid. In order to take advantage of the power of CRCs to validate the serial communication on the 1-Wire bus, an understanding of what a CRC is and how they work is necessary. In addition, a practical method for calculation of the CRC values by the host will be required for either a hardware or software implementation.

iButton SYSTEM CONFIGURATION USING DOW CRC Figure 1



BACKGROUND

Serial data can be checked for errors in a variety of ways. One common way is to include an additional bit in each packet being checked that will indicate if an error has occurred. For packets of 8-bit ASCII characters, for example, an extra bit is appended to each ASCII character that indicates if the character contains errors. Suppose the data consisted of a bit string of 11010001. A 9th bit would be appended so that the total number of bits that are 1s is always an odd number. Thus, a 1 would be appended and the data packet would become 111010001. The underlined character indicates the parity bit value required to make the complete 9-bit packet have an odd number of bits. If the received data was 11101000 1, then it would be assumed that the information was correct. If, however, the data received was 11101000 1, where the 7th bit from the left has been incorrectly received, the total number of 1s is no longer odd and an error condition has been detected and appropriate action would be taken. This type of scheme is called odd parity. Similarly, the total number of 1s could also be chosen to always be equal to an even number, thus the term even parity. This scheme is limited to detecting an odd number of bit errors, however. In the example above, if the data were corrupted and became 111011101, where both the 6th and 7th bits from the left were wrong, the parity check appears correct; yet the error would go undetected whether even or odd parity was used.

DESCRIPTION

Dallas Semiconductor 1-Wire CRC

The error detection scheme most effective at locating errors in a serial data stream with a minimal amount of hardware is the Cyclic Redundancy Check (CRC). The operation and properties of the CRC function used in Dallas Semiconductor products will be presented without going into the mathematical details of proving the statements and descriptions. The mathematical concepts behind the properties of the CRC are described in detail in the references. The CRC can be most easily understood by considering the function as it would actually be built in hardware, usually represented as a shift register arrangement with feedback as shown in Figure 2. Alternatively, the CRC is sometimes referred to as a polynomial expression in a dummy variable X, with binary coefficients for each of the terms. The coefficients correspond directly to the feedback paths shown in the shift register implementation. The number of stages in the shift register for the hardware description, or the highest order coefficient present in the polynomial expression, indicate the magnitude of the CRC value that will be computed. CRC codes that are commonly used in digital data communications include the CRC-16 and the CRC-CCITT, each of which computes a 16-bit CRC value. The Dallas Semiconductor 1-Wire CRC (DOW CRC) magnitude is 8 bits, which is used for checking the 64-bit ROM code written into each 1-Wire product. This ROM code consists of an 8-bit family code written into the least significant byte, a unique 48-bit serial number written into the next 6 bytes, and a CRC value that is computed based on the preceding 56 bits of ROM and then written into the most significant byte. The location of the feedback paths represented by the


exclusive-or gates in Figure 2, or the presence of coefficients in the polynomial expression, determine the properties of the CRC and the ability of the algorithm to locate certain types of errors in the data. For the DOW CRC, the types of errors that are detectable are:

- 1. Any odd number of errors anywhere within the 64-bit number.
- 2. All double-bit errors anywhere within the 64-bit number.
- 3. Any cluster of errors that can be contained within an 8-bit "window" (1-8 bits incorrect).
- 4. Most larger clusters of errors.

The input data is exclusive-or'd with the output of the eighth stage of the shift register in Figure 2. The shift register may be considered mathematically as a dividing circuit. The input data is the dividend, and the shift register with feedback acts as a divisor. The resulting quotient is discarded, and the remainder is the CRC value for that particular stream of input data, which resides in the shift register after the last data bit has been shifted in. From the shift register implementation it is obvious that the final result (CRC value) is dependent, in a very complex way, on the past history of the bits presented. Therefore, it would take an extremely rare combination of errors to escape detection by this method.

The example in Figure 3 calculates the CRC value after each data bit is presented. The shift register circuit is always reset to 0s at the start of the calculation. The computation begins with the LSB of the 64bit ROM, which is the 02 Hex family code in this example. After all 56 data bits (serial number + family code) are input, the value that is contained in the shift register is A2 Hex, which is the DOW CRC value for that input stream. If the CRC value which has been calculated (A2 Hex in this example) is now used as input to the shift register for the next 8 bits of data, the final result in the shift register after the entire 64 bits of data have been entered should be all 0s. This property is always true for the DOW CRC algorithm. If any 8-bit value that appears in the shift register is also used as the next 8 bits in the input stream, then the result that appears in the shift register after the 8th data bit has been shifted in is always 00 Hex. This can be explained by observing that the contents of the 8th stage of the shift register is always equal to the incoming data bit, making the output of the EXOR gate controlling the feedback and the next state value of the first stage of the shift register always equal to a logic 0. This causes the shift register to simply shift in 0s from left to right as each data bit is presented, until the entire register is filled with 0s after the 8th bit. The structure of the Dallas Semiconductor 1-Wire 64-bit ROM uses this property to simplify the hardware design of a device used to read the ROM. The shift register in the host is cleared and then the 64 ROM bits are read, including the CRC value. If a correct read has occurred, the shift register is again all 0s, which is an easy condition to detect. If a non-0 value remains in the shift register, the read operation must be repeated.

DALLAS 1-WIRE 8-BIT CRC Figure 2



Until now, the discussion has centered around a hardware representation of the CRC process, but clearly a software solution that parallels the hardware methodology is another means of computing the DOW CRC values. An example of how to code the procedure is given in Table 1. Notice that the XRL (exclusive or) of the A register with the constant 18 Hex is due to the presence of the EXOR feedback gates in the DOW CRC after the fourth and fifth stages as shown in Figure 2. An alternative software solution is to simply build a lookup table that is accessed directly for any 8-bit value currently stored in the CRC register and any 8-bit pattern of new data. For the simple case where the current value of the CRC register is 00 Hex, the 256 different bit combinations for the input byte can be evaluated and stored in a matrix, where the index to the matrix is equal to the value of the input byte (i.e., the index will be I = 0-255). It can be shown that if the current value of the CRC register is not 00 Hex, then for any current CRC value and any input byte, the lookup table values would be the same as for the simplified case, but the computation of the index into the table would take the form of:

New CRC = Table [I] for I=0 to 255 ; where I = (Current CRC) EXOR (Input byte)

For the case where the current CRC register value is 00 Hex, the equation reduces to the simple case. This second approach can reduce computation time since the operation can be done on a byte basis, rather than the bit-oriented commands of the previous example. There is a memory capacity tradeoff, however, since the lookup table must be stored and will consume 256 bytes compared to virtually no storage for the first example except for the program code. An example of this type of code is shown in Table 2. Figure 4 shows the previous example repeated using the lookup table approach. Two properties of the DOW CRC can be helpful in debugging code used to calculate the CRC values. The first property has already been mentioned for the hardware implementation. If the current value of the CRC register is used as the next byte of data, the resulting CRC value will always be 00 Hex (see explanation above). A second property that can be used to confirm proper operation of the code is to enter the 1's complement of the current value of the CRC register. For the DOW CRC algorithm, the resulting CRC value will always be 35 Hex, or 53 Decimal. The reason for this can be explained by observing the operation of the CRC register as the 1's complement data is entered, as shown in Figure 5.

ASSEMBLY LANGUAGE PROCEDURE Table 1

DO_CRC:	PUSH PUSH PUSH MOV	ACC B ACC B,#8	;save accumulator ;save the B register ;save bits to be shifted ;set shift = 8 bits ;
CRC_LOOP:	XRL RRC MOV JNC XRL	A,CRC A A,CRC ZERO A,#18H	;calculate CRC ;move it to the carry ;get the last CRC value ;skip if data = 0 ;update the CRC value ;
ZERO:	RRC MOV POP RR PUSH DJNZ POP POP POP RET	A CRC,A ACC A ACC B,CRC_LOOP ACC B ACC	;position the new CRC ;store the new CRC ;get the remaining bits ;position the next bit ;save the remaining bits ;repeat for eight bits ;clean up the stack ;restore the B register ;restore the accumulator

EXAMPLE CALCULATION FOR DOW CRC Figure 3

Complete 64-Bit 1-Wire ROM Code: A2 00 00 00 01 B8 1C 02

Complete 04-B	IU 1- VV	ire kor		UU	UU	UU	UI	Бð	IC	02			
Family Code:	0	2	Hex										
2	0000	0010	Binary										
0 ' 1 N 1			•	0	0	ō	0		-	0		a	
Serial Number:	0	0	0	0	0	0	0	1	В	8	1	С	Hex
	0000	0000	0000	0000	0000	0000	0000	0001	1011	1000	0001	1100	Binary
													5
CD CI LL LL LL D													
CRC VALUE			INPUT VALUE										
00000000			0										
0000000			1										
10001100			0 2										
01000110			0										
00100011			0										
10011101			0										
11000010			0 0										
01100001			0										
10111100			0										
01011110			0 1 C										
00101111													
00010111			1 1										
00001011 00000101			0										
10001110			0 1										
01000111			0 1										
10101111			0										
11011011			0										
11100001			0 8										
11111100			1										
111110010			1										
11110101			1										
01111010			0 B										
00111101			1										
00011110			1										
10000011			0										
11001101			0 1										
11101010			0										
01110101			0										
10110110			0										
01011011			0 0										
10100001			0										
11011100			0										
01101110			0										
00110111			0 0										
10010111			0										
11000111			0										
11101111			0										
11111011			0 0										
11110001			0										
11110100			0										
01111010			0										
00111101			0 0										
10010010			0										
01001001			0										
10101000			0										
01010100			0 0										
00101010			0										
00010101			0 0										
10000110													
01000111 10101101			0 0 0										
11011010			0										
01101101			0										
10111010			0 0										
01011101			0 0										
10100010 = A2 H	$I_{OV} = C$	DC Val-		DOIC	(Samia)	N	har	02 (F	om:1	Code	1		
10100010 = A2 F	iex = C	NU Valu		DOIC	(Seria	inum	(0er) +	02 (F	anniy	Code)]		

CRC VALUE	INPUT VALUE
10100010	0
01010001	1
00101000	0 2
00010100	0
00001010	0
00000101	1
00000010	0 A
00000001	1
	$f = A \Delta f (C D C) + 0 0 0 0 0 0 1 D 0 1 C (C + 1 N + 1 + 1 + 0 0 (C + 1 + C + 1 + 1))$

00000000 = 00 Hex = CRC Value for A2 [(CRC) + 00000001B81C (Serial Number) + 02 (Family Code)]

DOW CRC LOOKUP FUNCTION Table 2

Var

CRC : Byte; Procedure Do_CRC(X: Byte);

{

This procedure calculates the cumulative Dallas Semiconductor 1–Wire CRC of all bytes passed to it. The result accumulates in the global variable CRC.

Const

Table : Array[0..255] of Byte = (

0. 94, 188, 226, 97, 63, 221, 131, 194, 156, 126, 32, 163, 253, 31, 65, 157, 195, 33. 127, 252, 162, 64, 30. 95. 227. 189. 62, 96. 130, 220, 1. 225, 28, 222, 98. 35, 125, 159, 193, 66, 254, 160, 191, 93, 3, 128, 60. 190, 224, 2. 92. 223, 129. 99. 61, 124. 34. 192. 158, 29. 67. 161. 255. 164, 70, 24, 39. 121, 155, 197, 132, 218, 56, 102, 229, 187, 89. 250, 7, 228, 219, 133, 103, 57, 186, 6, 88, 25, 71, 165, 251, 120, 38, 196, 154, 36, 101, 59, 217, 135, 4, 90, 184, 230, 167, 249, 27, 69. 198, 152, 122. 248, 166, 68, 26, 153, 199, 37, 123, 58, 100, 134, 216, 91, 5, 231, 185, 140, 210, 48, 110, 237, 179, 81, 15, 78, 16, 242, 172, 47, 113, 147, 205, 17, 79, 173, 243, 112, 46, 204, 146, 211, 141, 111, 49, 178. 236. 14, 80, 175, 241, 19, 77, 206, 144, 114, 44, 109, 51, 209, 143, 12, 82, 176, 238, 239, 177, 240, 207, 50, 108, 142, 208, 83, 13, 174, 76, 18, 145, 45, 115, 202, 148, 171, 213, 118, 40, 245, 23, 73, 8, 86, 180, 234, 105, 55, 139, 235, 54, 104. 138. 212, 149. 203. 41. 119. 244, 170. 72, 22, 87. 9. 181. 233, 183, 136. 214, 85. 11. 52. 106. 43. 117. 151. 201. 74. 20, 246. 168. 116, 42, 200, 150, 21, 75, 169, 247, 182, 232, 10, 84. 215, 137, 107, 53);

Begin

CRC := Table[CRC xor X];

End;

TABLE LOOP	KUP METHOD	FOR COMPUTING DO	W CRC Figure 4
Current CRC	Input Data	New Index (= Current CRC xor	Table (New Index)
Value (= Current	-	Input Data)	(= New CRC Value)
Table Index)		_	
$0000\ 0000 = 00\ \text{Hex}$	0000 0010 = 02 Hex	(00 H xor 02 H) =	Table[2]= 1011 1100 = BC Hex = 188 Dec
		02 Hex = 2 Dec	
1011 1100 = BC Hex	$0001\ 1100 = 1C\ Hex$	(BC H xor 1C H) =	Table[160]= 1010 1111 = AF Hex = 175 Dec
		A0 Hex $= 160$ Dec	
$1010\ 1111 = AF Hex$	$1011\ 1000 = B8\ Hex$	(AF H xor B8 H) =	$Table[23] = 0001 \ 1110 = 1E \ Hex = 30 \ Dec$
		17 Hex = 23 Dec	
$0001\ 1110 = 1E\ Hex$	$0000\ 0001 = 01\ \text{Hex}$	(1E H xor 01 H) =	Table[31]= 1101 110 = DC Hex = 220 Dec
		1 F Hex = 31 Dec	
$1101\ 1100 = DC\ Hex$	$0000\ 0000 = 00\ \text{Hex}$	(DC H xor 00 H) =	Table[220]= 1111 0100 = F4 Hex = 244 Dec
		DC Hex = 220 Dec	
11110100 = F4 Hex	$0000\ 0000 = 00\ \text{Hex}$	(F4 H xor 00 H) =	Table [244]= 0001 0101 = 15 Hex = 21 Dec
		F4 Hex = 244 Dec	
$0001\ 0101 = 15\ \text{Hex}$	$0000\ 0000 = 00\ \text{Hex}$	(15 H xor 00 H) =	$Table[21] = 1010\ 0010 = A2\ Hex = 162\ Dec$
		15 Hex = 21 Dec	
$1010\ 0010 = A2\ Hex$	10100010 = A2 Hex	(A2 H xor A2 H) =	Table $[0]$ =0000 0000 = 00 Hex = 0 Dec
		Hex = 0 Dec	

CRC REGISTER COMBINED WITH 1'S COMPLEMENT OF CRC REGISTER Figure 5

CRC Register Value Input

X_0	\mathbf{X}_1	X_2	X_3	X_4	X_5	X_6	X_7	X_7^*
1	X_0	X_1	X_2	X_3^*	X_4*	X_5	X_6	X_6^*
1	1	X_0	\mathbf{X}_1	X_2^*	X_3	X_4*	X_5	X_5^*
1	1	1	X_0	X_1^*	X_2^*	X_3	X_4*	X_4^*
0	1	1	1	X_0	X_1^*	X_2	X_3	X_{3}^{*}
1	0	1	1	0	X_0^*	X_1^*	X_2	X_2^*
1	1	0	1	0	1	X_0^*	X_1^*	X_1^*
0	1	1	0	1	0	1	X_0^*	X_0^*
0	0	1	1	0	1	0	1	Final CRC Value = 35 Hex, 53 Decimal

Note: $X_i^* = Complement of Xi$


CRC-16 COMPUTATION FOR RAM RECORDS IN *iButtons*

As mentioned in the introduction, some <u>i</u>Button devices have RAM in addition to the unique 8-byte ROM code found in all <u>i</u>Buttons. Because the amount of data stored in RAM can be large compared to the 8-byte ROM code, Dallas Semiconductor recommends using a 16-bit CRC value to ensure the integrity of the data, rather than the 8-bit DOW CRC used for the ROM. The particular CRC suggested is commonly referred to as CRC-16. The shift register and polynomial representations are given in Figure 6. The figure shows that for a 16-bit CRC, the shift register will contain 16 stages and the polynomial expression will have a term of the sixteenth order. As stated previously, the <u>i</u>Button devices do not calculate the CRC values. The host must generate the value and then append the 16-bit CRC value to the end of the actual data. Due to the uncertainty of the <u>i</u>Button's "communication channel," i.e., the two metal contact surfaces, data transfers can experience errors that generally fall into three categories. First, brief intermittent connections can cause small numbers of bit errors to occur in the data, which the normal CRC-16 function is designed to detect. The second type of error occurs when contact is lost altogether, for example when the <u>i</u>Button is removed from the reader too quickly.

This causes the last portion of the data to be read as logic 1s, since no connection to an iButton will be interpreted as all 1s by the host. The normal CRC-16 function can also detect this condition under most circumstances. The third type of error is generated by a short circuit across the reader, which can be caused by an iButton that is not inserted correctly, or tilted significantly once in the reader. A short at the reader causes the data to be read as all 0s by the host. When using CRCs, this can cause problems, since the method to determine the validity of the data is to read the data plus the stored CRC value, and see if the resulting CRC computed at the host is 0000 Hex (for a 16-bit CRC.) If the reader was shorted, the data plus the CRC value stored with the data will be read as all 0's, and a false read will have occurred, but the CRC computed by the host will incorrectly indicate a valid read. In order to avoid this situation, Dallas Semiconductor recommends storing the complement of the computed CRC-16 value (CRC-16*) with the data that is written into the RAM. Using an uncomplemented CRC-16 value, the retrieval of data from the iButton is similar to the DOW CRC case. That is, if the CRC register in the host is initialized to 0000 Hex and then all of the data plus the CRC-16 value stored with the data is read from the iButton, the resulting calculation by the host should have a 0000 Hex, as a final result. If instead, the complement of the CRC-16 value is stored with the data in the iButton, then the CRC register at the host is initialized to 0000 Hex and the actual data plus the stored CRC-16* value is read. The resultant CRC value should be B001 Hex for a valid read. This greatly improves the operation of the system, since it can no longer be fooled by a short at the reader. The reason that the CRC-16 function has these properties can be shown in an analogous manner to the DOW CRC case (see Figures 3 and 5). The operation of the 16-bit CRC is identical in theory to the 8-bit version described earlier, but the properties of the CRC change since a 16bit value is now available for error detection. For the CRC-16 function, the types of errors that are detectable are:

- 1. Any odd number of errors anywhere within the data record.
- 2. All double-bit errors anywhere within the data record.
- 3. Any cluster of errors that can be contained within a 16-bit "window" (1-16-bits incorrect).
- 4. Most larger clusters of errors.

CRC-16 HARDWARE DESCRIPTION AND POLYNOMIAL Figure 6



The hardware implementation of the CRC-16 function is straightforward from the description given in Figure 6. Table 3 shows a software solution that is analogous to the hardware operations which compute the CRC-16 values using single-bit operations. As before, a less computation-intensive software solution can be developed through the use of a lookup table. The basic concepts presented for the 8-bit DOW CRC lookup table also work for the CRC-16 case. A slight modification in procedure from the 8-bit case is required, however, because if the entire 16-bit result for the CRC-16 function were mapped into one table as before, the table would have 2_{16} or 65536 entries. A different approach is shown in Table 4, where the 16-bit CRC values are computed and stored in two 256-entry tables, one containing the high order byte and the other the low order byte of the resultant CRC. For any current 16-bit CRC value, expressed as Current_CRC16_Hi for the current high order byte and Current _CRC16_Lo for the current low order byte, and any new input byte, the equation to determine the index into the high order byte table for locating the new high order byte CRC value (New_CRC16_Hi) is given as:

New_CRC16_Hi = CRC16_Tabhi[I] for I=0 to 255; where I = (Current_CRC16_Lo) EXOR (Input byte)

The equation to determine the index into the low order byte table for locating the new low order byte CRC value (New_CRC16_Lo) is given as:

New_CRC16_Lo = (CRC16_Tablo[I]) EXOR (Current_ CRC16_Hi) for I=0 to 255; where I = (Current_CRC16_Lo) EXOR (Input byte)

An example of how this method works is shown in Figure 7.

ASSEMBLY LANGUAGE FOR CRC-16 COMPUTATION Table 3

crc_lo crc_hi	data data	20h 21h	•	crc calculation (bit addressable) erc calculation
			•	
			•	
			•	
:				
•		CRC16 subrou	itine.	
;				we byte to be crc'ed
;				crc_hi and crc_lo
, 		- crc_n1 and cr	c_lo contain the	CRC16 result
crc16:				; calculate crc with accumulator
	push	b		; save value of b
	mov	b,	#08h	; number of bits to crc.
crc_get_bit:		0		, act low, and an hit into commy
	rrc	a acc		; get low order bit into carry ; save a for later use
	push jc	crc_in_1		; got a 1 input to crc
	mov	c,	crc_lo.0	;xor with a 0 input bit is bit
	sjmp	crc_cont		;continue
crc_in_1:				
	mov	с,	crc_lo.0	;xor with a 1 input bit
	cpl	с		;is not bit.
crc_cont:			10 010	
			10 of 16	

				APPLICATION NOT
	jnc	crc_shift		; if carry set, just shift
	cpl	crc_hi.6		;complement bit 15 of crc
	cpl	crc_lo.1		;complement bit 2 of crc
crc_shift				
	mov	а,	crc_hi	; carry is in appropriate setting
	rrc	a		; rotate it
	mov	crc_hi,	а	; and save it
	mov	а,	crc_lo	; again, carry is okay
	rrc	а		; rotate it
	mov	crc_lo,	а	; and save it
	pop	acc		; get acc back
	djnz	b,	crc_get_bit	; go get the next bit
	pop	b	C	; restore b
	ret			
	end			
ASSEMB	LY LANGU	AGE FOR C	CRC-16 USING	A LOOKUP TABLE Table 4
crc_lo	data	40h	; any direct a	ddress is okay
crc_hi	data	41h	•	·
tmp	data	42h		
1				
			•	
			•	
			•	
;		CRC16 subro	outine	
,			or is assumed to hav	e hyte to be crc'ed
,				tmp, crc_hi and crc_lo
,			crc_lo contain the C	-
•		_	algorithm uses a ta	
;				
crc16:				
	xrl	a,	crc_lo	; create index into tables
	mov	tmp,	a	; save index
	push	dph		; save dptr
	push	dpl		;
	mov	dptr,	#crc16_tablo	-
	movc	а,	@a+dptr	; get low byte
	xrl	a,	crc_hi	;
	mov	crc_lo,	a	; save of low result
	mov	dptr,	#crc16_tabhi	; high part of table address
	mov	a,	tmp	; index
	movc	a,	@a+dptr	;
	mov	crc_hi,	a	; save high result
	pop	dpl		; restore pointer
	pop	dph		;
	ret			; all done with calculation

11 of 16

crc16_tablo:

crc16_tabhi:

db	000h, 0c1h, 081h, 040h, 001h, 0c0h, 080h, 041h
db	001h, 0c0h, 080h, 041h, 000h, 0c1h, 081h, 040h
db	001h, 0c0h, 080h, 041h, 000h, 0c1h, 081h, 040h
db	000h, 0c1h, 081h, 040h, 001h, 0c0h, 080h, 041h
db	001h, 0c0h, 080h, 041h, 000h, 0c1h, 081h, 040h
db	000h, 0c1h, 081h, 040h, 001h, 0c0h, 080h, 041h
db	000h, 0c1h, 081h, 040h, 001h, 0c0h, 080h, 041h
db	001h, 0c0h, 080h, 041h, 000h, 0c1h, 081h, 040h
db	001h, 0c0h, 080h, 041h, 000h, 0c1h, 081h, 040h
db	000h, 0c1h, 081h, 040h, 001h, 0c0h, 080h, 041h
db	000h, 0c1h, 081h, 040h, 001h, 0c0h, 080h, 041h
db	001h, 0c0h, 080h, 041h, 000h, 0c1h, 081h, 040h
db	000h, 0c1h, 081h, 040h, 001h, 0c0h, 080h, 041h
db	001h, 0c0h, 080h, 041h, 000h, 0c1h, 081h, 040h
db	001h, 0c0h, 080h, 041h, 000h, 0c1h, 081h, 040h
db	000h, 0c1h, 081h, 040h, 001h, 0c0h, 080h, 041h
db	001h, 0c0h, 080h, 041h, 000h, 0c1h, 081h, 040h
db	000h, 0c1h, 081h, 040h, 001h, 0c0h, 080h, 041h
db	000h, 0c1h, 081h, 040h, 001h, 0c0h, 080h, 041h
db	001h, 0c0h, 080h, 041h, 000h, 0c1h, 081h, 040h
db	000h, 0c1h, 081h, 040h, 001h, 0c0h, 080h, 041h
db	001h, 0c0h, 080h, 041h, 000h, 0c1h, 081h, 040h
db	001h, 0c0h, 080h, 041h, 000h, 0c1h, 081h, 040h
db	000h, 0c1h, 081h, 040h, 001h, 0c0h, 080h, 041h
db	000h, 0c1h, 081h, 040h, 001h, 0c0h, 080h, 041h
db	001h, 0c0h, 080h, 041h, 000h, 0c1h, 081h, 040h
db	001h, 0c0h, 080h, 041h, 000h, 0c1h, 081h, 040h
db	000h, 0c1h, 081h, 040h, 001h, 0c0h, 080h, 041h
db	001h, 0c0h, 080h, 041h, 000h, 0c1h, 081h, 040h
db	000h, 0c1h, 081h, 040h, 001h, 0c0h, 080h, 041h
db	000h, 0c1h, 081h, 040h, 001h, 0c0h, 080h, 041h
db	001h, 0c0h, 080h, 041h, 000h, 0c1h, 081h, 040h
db	000h, 0c0h, 0c1h, 001h, 0c3h, 003h, 002h, 0c2h
db	0c6h, 006h, 007h, 0c7h, 005h, 0c5h, 0c4h, 004h
db	Occh, OOch, OOdh, Ocdh, OOfh, Ocfh, Oceh, OOeh
db	00ah, 0cah, 0cbh, 00bh, 0c9h, 009h, 008h, 0c8h
db	0d8h, 018h, 019h, 0d9h, 01bh, 0dbh, 0dah, 01ah
db	01eh, 0deh, 0dfh, 01fh, 0ddh, 01dh, 01ch, 0dch
db	014h, 0d4h, 0d5h, 015h, 0d7h, 017h, 016h, 0d6h
db	0d2h, 012h, 013h, 0d3h, 011h, 0d1h, 0d0h, 010h
db	0f0h, 030h, 031h, 0f1h, 033h, 0f3h, 0f2h, 032h
db	036h, 0f6h, 0f7h, 037h, 0f5h, 035h, 034h, 0f4h
db	03ch, 0fch, 0fdh, 03dh, 0ffh, 03fh, 03eh, 0feh
db	0fah, 03ah, 03bh, 0fbh, 039h, 0f9h, 0f8h, 038h
db	028h, 0e8h, 0e9h, 029h, 0ebh, 02bh, 02ah, 0eah
db db	0eeh, 02eh, 02fh, 0efh, 02dh, 0edh, 0ech, 02ch
db db	0e4h, 024h, 025h, 0e5h, 027h, 0e7h, 0e6h, 026h 022h, 0e2h, 0e3h, 023h, 0e1h, 021h, 020h, 0e0h
db	022h, 0e2h, 0e3h, 023h, 0e1h, 021h, 020h, 0e0h

db	0a0h, 060h, 061h, 0a1h, 063h, 0a3h, 0a2h, 062h
db	066h, 0a6h, 0a7h, 067h, 0a5h, 065h, 064h, 0a4h
db	06ch, 0ach, 0adh, 06dh, 0afh, 06fh, 06eh, 0aeh
db	0aah, 06ah, 06bh, 0abh, 069h, 0a9h, 0a8h, 068h
db	078h, 0b8h, 0b9h, 079h, 0bbh, 07bh, 07ah, 0bah
db	0beh, 07eh, 07fh, 0bfh, 07dh, 0bdh, 0bch, 07ch
db	0b4h, 074h, 075h, 0b5h, 077h, 0b7h, 0b6h, 076h
db	072h, 0b2h, 0b3h, 073h, 0b1h, 071h, 070h, 0b0h
db	050h, 090h, 091h, 051h, 093h, 053h, 052h, 092h
db	096h, 056h, 057h, 097h, 055h, 095h, 094h, 054h
db	09ch, 05ch, 05dh, 09dh, 05fh, 09fh, 09eh, 05eh
db	05ah, 09ah, 09bh, 05bh, 099h, 059h, 058h, 098h
db	088h, 048h, 049h, 089h, 04bh, 08bh, 08ah, 04ah
db	04eh, 08eh, 08fh, 04fh, 08dh, 04dh, 04ch, 08ch
db	044h, 084h, 085h, 045h, 087h, 047h, 046h, 086h
db	082h, 042h, 043h, 083h, 041h, 081h, 080h, 040h

COMPARISON OF CALCULATION AND TABLE LOOKUP METHOD FOR CRC-16 Figure 7

Example: CRC register starting value: 90 F1 Hex Input Byte: 75 Hex

Calculation Method		Table Lookup Method
Current CRC Value	Input	
1001 0000 1111 0001		Current_CRC16_Lo = F1 Hex
	1	Current_CRC16_Hi = 90 Hex
0100 1000 0111 1000		Input byte = 75 Hex
	0	
0010 0100 0011 1100		
	1	Tabhi Index= (Current_CRC16_Lo) EXOR (Input byte)
1011 0010 0001 1111		= F1 EXOR 75= 84 Hex = 132 Dec
	0	New_CRC16_Hi = Tabhi[132] = 63 Hex (from Table 4.)
1111 1001 0000 1110		
	1	
1101 1100 1000 0110		
	1	
1100 1110 0100 0010		
	1	Tablo Index = (Current_CRC16_Lo) EXOR (Input byte) = 132 Dec
1100 0111 0010 0000		Tablo[132] = 00 Hex (from Table 4.)
	0	New_CRC16_Lo = Tablo[132] EXOR (Current_CRC16_Hi)
0110 0011 1001 0000		= 00 EXOR 90 = 90 Hex
New CRC Value = 63 90 Hex		New CRC Value = 63 90 Hex

An interesting intermediate method is presented in Table 5. The code will generate a CRC-16 value for each byte input to it by operating on the entire current CRC value and the incoming byte using the equations shown in Figure 8. The derivations for the equations are also shown, using alpha characters to represent the current 16-bit CRC value and numeric characters to represent the bits of the incoming byte. The result after eight shifts yields the equations shown. These equations can then be used to precompute large portions of the new CRC value. Notice, for example, that the quantity ABCDEFGH01234567 (defined as the EXOR of all of those bits) is the parity of the incoming data byte and the low order byte of the current CRC. This method reduces computation time and memory space as compared to both the bitby-bit and lookup table methods described above. Finally, two properties of the CRC-16 function that can be used as test cases are mentioned as an aid to debugging the code for any of the previous methods. The first property is identical to the DOW CRC case. If the current 16-bit contents of the CRC register are also used as the next 16-bits of input, the resulting CRC value is always 0000 Hex. A second property of the CRC-16 function is also similar to the DOW CRC case, if the 1's complement of the current 16-bit contents of the CRC register are also used as the next 16-bits of input, the resulting CRC value is always B0 01 Hex. The proof for these two CRC-16 properties follows in an analogous way to the proof for the DOW CRC case.

REFERENCES:

Stallings, William, Ph.D., <u>Data and Computer Communications</u>. 2nd ed., New York: Macmillan Publishing. 107-112.

Buller, Jon, "High Speed Software CRC Generation", EDN, Volume 36, #25, pg. 210.

ASSEMBLY LANGUAGE PROCEDURE FOR HIGH-SPEED CRC-16 COMPUTATION Table 5

		COMPUTAT		
lo	equ	40h		; low byte of CRC
hi	equ	41h		; high byte of CRC
	-			
				•
				•
				•
crc16:				
	push	acc		; save the accumulator.
	xrl	a,	lo	
	mov	lo,	hi	; move the high byte of the CRC.
	mov	hi,	a	; save data xor low(crc) for later
	mov	с,	p	
	jnc	crc0	P	
	xrl	lo,	#01h	; add the parity to CRC bit 0
crc0:	ЛП	10,	π0111	, add the parity to CKC bit o
cico.	***	0		, got the love hit in a
	rrc	a 1		; get the low bit in c
	jnc	crc1	11 4 01	
	xrl	lo,	#40h	; need to fix bit 6 of the result
crc1:			_	
	mov	с,	acc.7	
	xrl	а,	hi	; compute the results for other bits.
	rrc	a		; shift them into place
	mov	hi,	а	; and save them
	jnc	crc2		
	xrl	lo,	#80h	; now clean up bit 7
crc2:				· •
	рор	acc		; restore everything and return
	ret			

HIGH-SPEED CRC-16 COMPUTATION METHOD Figure 8

9 Н С С 4 2 С 1 С 2 2 С 2	10 11 12 13 14 G T E D C H G T E D C P H G T E D P H G T E P H G T E	8 9 10 11 12 13 14 0 11 12 15 15 0 11 12 15 0 11 1	1 3 3 3 9 10 11 12 12 13 12 13 12 13 1 0 1	О Н О Н О О Н О Н О О Н О О 12 О Н О Н О О Н О О 12 О Р О Н О О Р О О 12 О Р О О О О Р О О 12 О О О О О О О О О О О О О О О О О О О О О О О О О О О О О О О О О О О О О О О О О О О О О О О О О О О	5 6 7 8 9 10 11 12 13 14 S R 7 8 9 10 11 12 13 14 C T S R 7 8 9 10 11 12 13 14 C T S R 2 1 12 13 14 C T S R 2 1 12 13 14 C T S R 2 1 12 13 14 C T S R 2 1 12 13 14 MAO U T S P 1 12 13 14 MAO T S P 1 1 12 13 14 MAO T S P 1 1 1 12 14 MAO T S P 1 1 1 12 14 MAO T S P 1 1 1 12 14 MAO T S P 1 1 1 <	16 INPUT	۲	ABO	ABC01	ABCD012	c	ABCDE0123 4		ۍ د	ω
10 11 12 13 G F E D 13 H G F E D P H G F E P H G F E P H G F E P H G F E P H G F E P H G F E P H G F E	8 9 0 11 12 8 7 0 1 12 1 1	1 3 9 10 11 12 13 1 0 1 0 1 12 13 1 0 1 0 1 12 13 1 0 1 0 1 12 13 1 0 1 0 1 12 13 1 0 1 0 1 12 14 0 1 0 1 1 12 14 0 1 1 0 1 1 14 0 1 1 0 1 1 14 0 1 1 0 1 1 14 0 1 1 0 1 1 1 1 0 1 1 0 1 1 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 <td< td=""><td>0 1 12 1 1 1 1 1 1<</td><td>5 6 7 8 9 10 11 12 13 4 1 1 1 1 1 1 1 1 1 4 1 1 1 1 1 1 1 1 1 4 1 1 1 1 1 1 1 1 1 4 1 1 1 1 1 1 1 1 1 4 1 1 1 1 1 1 1 1 1 4 1 1 1 1 1 1 1 1 1 5 1 1 1 1 1 1 1 1 4 1 1 1 1 1 1 1 1 5 1 1 1 1 1 1 1 1 6 1 1 1 1 1 1 1 7 1 1 1 1 1 1 1 7 1 1 1 1 1 1 1 7 1 <td< td=""><td>4 5 6 7 8 9 10 11 12 13 14 T S R Q P H G F E D 14 12 13 14 U T S R Q P H G F E D 14 12 13 14 WAO U T S R Q P H G F E D C 14 12 13 14 MAO U T S R Q P H G F E D C 14 G F E D 14 G F E D C P H G F E D C P 14 G F E D C P H G F E D C P P D D D D D D D D D</td><td>10</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></td<></td></td<>	0 1 12 1 1 1 1 1 1<	5 6 7 8 9 10 11 12 13 4 1 1 1 1 1 1 1 1 1 4 1 1 1 1 1 1 1 1 1 4 1 1 1 1 1 1 1 1 1 4 1 1 1 1 1 1 1 1 1 4 1 1 1 1 1 1 1 1 1 4 1 1 1 1 1 1 1 1 1 5 1 1 1 1 1 1 1 1 4 1 1 1 1 1 1 1 1 5 1 1 1 1 1 1 1 1 6 1 1 1 1 1 1 1 7 1 1 1 1 1 1 1 7 1 1 1 1 1 1 1 7 1 <td< td=""><td>4 5 6 7 8 9 10 11 12 13 14 T S R Q P H G F E D 14 12 13 14 U T S R Q P H G F E D 14 12 13 14 WAO U T S R Q P H G F E D C 14 12 13 14 MAO U T S R Q P H G F E D C 14 G F E D 14 G F E D C P H G F E D C P 14 G F E D C P H G F E D C P P D D D D D D D D D</td><td>10</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></td<>	4 5 6 7 8 9 10 11 12 13 14 T S R Q P H G F E D 14 12 13 14 U T S R Q P H G F E D 14 12 13 14 WAO U T S R Q P H G F E D C 14 12 13 14 MAO U T S R Q P H G F E D C 14 G F E D 14 G F E D C P H G F E D C P 14 G F E D C P H G F E D C P P D D D D D D D D D	10									
	ω <u>τ</u> <u>σ</u> <u>α</u> ω	 ► Q E 0 E ∞ I 0 E 0 E 	∞ II C C II ∞ II C C II ∞ II C C II ∞ II C C II	∞ Ω Ω Ω Ω Ω Ω Ω Ω Ω Ω Ω Ω Ω Ω Ω Ω Ω Ω Ω	4 5 6 7 8 U T S R 7 8 WA0 U T S R 9 MB01X WA0 U T S P T 9 MB01X WA0 U T S P P 9 9						•	<u>ш</u>			
	ο I C C C C	∾ □ □ □ □ □	∞ I L C I I ∞ I L C I I ∞ I L C I I ∞ I L C I I 0 I L C I L	ч ч ч ч ч ч ч ч ч ч ч ч ч ч ч ч ч ч ч	AB01X WAO U T S 6 7 8 6 4 7 8 6 7 8 6 7 8 6 7 8 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9	314					-	<u>ס</u> ד			
	ω τ Ω τ ν ο τ Ο τ ν	► Q E N ⊢	о по о по о то о то о то то то то то то то то то то	 № № ⊢ ⊃ № ∞ щ ∞ щ ∞ щ ∞ ∞ щ ∞ щ ∞ ∞ щ ∞ щ ∞ 	4 1 5 6 7 5 6 4 1 2 5 6 4 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	121									
	ω <u>τ</u> Ο <u>π</u> α	~ 0 E 0 F	о по по но	с с с с с с с с с с с с с с с с с с с	Адолух WAO U T S 6 7 3 6 4 7 5 6 4 7 5 6 4 7 5 6 7 7 5 6 7 7 5 6 7 7 6 7 7 6 7 7 7 6 7 7 7 7	Ē									
о <u>т</u> с С с	∞ ⊆ Ο Œ Ø	м с с с с с с с с с	о с с с с с с с с с с с с с с с с с с с	му му му му му му му му му му му му му м	4 5 5 6 7 5 6 1 8 8 1 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9	9	<u> </u>								
		► Q Œ Ø ⊢	о с о с о с о с о с о с о	чоно чоно чоно чоно чоно чоно чоно чоно	4 5 5 6 U T S R 6 WAO U T S R 7 U T S R 7 HB01X WAO	თ	I	٩	σ	œ	-	ა	s F	or ⊢⊃	NAO H S
		o α o ⊢ ⊃		wao wao	4 7 5 U T S 8 WAO U T AB01X WAO	7	σ	œ	S	F	-	Þ	U WAO	U WAO AB01X	U WAO AB01X BC12
4 1 5 U 1 8 5 WAO U 1 8 6 AB01X WAO U 1 8 1 6	3 4 U T WAO U AB01X WAO BC12 AB01X	3 U WA0 AB01X BC12		AB01 × % %		-	×	AO	AB01	ABC012		ABCD0123	ABCD0123 ABCDE01234	ABCD0123 ABCDE01234 ABCDEF012345	ABCD0123 ABCDE01234 ABCDEF012345 ABCDEFG0123456

DEFINITION: DEF EXOR D = (D EXOR D) EXOR EF = 0 EXOR EF = EF

CURRENT CRC VALUE = XWUT SRQP HGFE DCBA INPUT BYTE = 7654 3210

NOTATION: ABC = A EXOR B EXOR C

REGISTER STAGE (SEE FIGURE 6 FOR OPERATION)

THIS YIELDS THE FOLLOWING DEFINITIONS:

NEW CRC REGISTER VALUES AFTER EIGHT SHIFTS

Xnew = ABCDEFGH01234567 Wnew = ABCDEFGH0123456 = ABCDEFGH01234567 H7 Unew = G6H7 Tnew = E4F5 Rnew = D3E4 Qnew = E4F5 Rnew = B1C2 Hnew = B1C2 Hnew = A0B1X Gnew = PABCDEFGH01234567 Anew = PABCDEFGH01234567