

DS1744/DS1744P Y2KC Nonvolatile Timekeeping


www.dalsemi.com

FEATURES

- Integrated NV SRAM, real time clock, crystal, power-fail control circuit and lithium energy source
- Clock registers are accessed identical to the static RAM. These registers are resident in the eight top RAM locations.
- Century byte register; ie., Y2K compliant
- Totally nonvolatile with over 10 years of operation in the absence of power
- BCD coded century, year, month, date, day, hours, minutes, and seconds with automatic leap year compensation valid up to the year 2100
- Battery voltage level indicator flag
- Power-fail write protection allows for ±10%
 V _{CC} power supply tolerance
- Lithium energy source is electrically disconnected to retain freshness until power is applied for the first time
- DIP Module only
 - Standard JEDEC Byte-wide 32k x 8 static RAM pinout
- PowerCap Module Board only
 - Surface mountable package for direct connection to PowerCap containing battery and crystal
 - Replaceable battery (PowerCap)
 - Power-On Reset Output
 - Pin for pin compatible with other densities of DS174XP Timekeeping RAM


PIN ASSIGNMENT

28-PIN ENCAPSULATED PACKAGE (700 MIL EXTENDED)



PIN DESCRIPTION

A0-A14	 Address Input
CE	– Chip Enable
OE	 Output Enable
WE	– Write Enable
V _{CC}	 Power Supply Input
GND	– Ground
DQ0–DQ7	 Data Input/Output
NC	 No Connection
RST	- Power-on Reset Output(Power-
	Cap Module board only)
X1, X2	 Crystal Connection
V bat	 Battery Connection
ORDERIN	IG INFORMATION




(must be ordered separately)

DESCRIPTION

The DS1744 is a full function, year 2000 compliant (Y2KC), real-time clock/calendar (RTC) and 32K x 8 non-volatile static RAM. User access to all registers within the DS1744 is accomplished with a bytewide interface as shown in Figure 1. The Real Time Clock (RTC) information and control bits reside in the eight uppermost RAM locations. The RTC registers contain century, year, month, date, day, hours, minutes, and seconds data in 24 hour BCD format. Corrections for the date of each month and leap year are made automatically. The RTC clock registers are double buffered to avoid access of incorrect data that can occur during clock update cycles. The double buffered system also prevents time loss as the timekeeping countdown continues unabated by access to time register data. The DS1744 also contains its own power–fail circuitry which deselects the device when the V $_{CC}$ supply is in an out of tolerance condition. This feature prevents loss of data from unpredictable system operation brought on by low V_{CC} as errant access and update cycles are avoided.

DS1746 BLOCK DIAGRAM Figure 1



PACKAGES

The DS1744 is available in two packages (28–pin DIP and 34–pin PowerCap module). The 28–pin DIP style module integrates the crystal, lithium energy source, and silicon all in one package. The 34–pin PowerCap Module Board is designed with contacts for connection to a separate PowerCap (DS9034PCX) that contains the crystal and battery. This design allows the Power-Cap to be mounted on top of the DS1744P after the completion of the surface mount process. Mounting the PowerCap after the surface mount process prevents damage to the crystal and battery due to the high temperatures required for solder reflow. The PowerCap is keyed to prevent reverse insertion. The PowerCap Module Board and PowerCap are ordered separately and shipped in separate containers. The part number for the PowerCap is DS9034PCX.

CLOCK OPERATIONS-READING THE CLOCK

While the double buffered register structure reduces the chance of reading incorrect data, internal updates to the DS1744 clock registers should be halted before clock data is read to prevent reading of data in transition. However, halting the internal clock register updating process does not affect clock accuracy. Updating is halted when a one is written into the read bit, bit 6 of the century register, see Table 2. As long as a one remains in that position, updating is halted. After a halt is issued, the registers reflect the count, that is day, date, and time that was current at the moment the halt command was issued. However, the internal clock registers of the double buffered system continue to update so that the clock accuracy is not affected by the access of data. All of the DS1744 registers are updated simultaneously after the internal clock register updating process has been reenabled. Updating is within a second after the read bit is written to zero.

D317441K0111						
V _{CC}	CE	OE	WE	MODE	DQ	POWER
	V _{IH}	Х	Х	DESELECT	HIGH-Z	STANDBY
$\mathbf{V} \rightarrow \mathbf{V}$	V _{IL}	Х	V _{IL}	WRITE	DATA IN	ACTIVE
V _{CC} >V _{PF}	V _{IL}	V _{IL}	V _{IH}	READ	DATA OUT	ACTIVE
	V _{IL}	V _{IH}	V _{IH}	READ	HIGH-Z	ACTIVE
V _{SO} <v<sub>CC<v<sub>PF</v<sub></v<sub>	Х	Х	Х	DESELECT	HIGH-Z	CMOS STANDBY
V _{CC} <v<sub>SO</v<sub>	Х	Х	Х	DESELECT	HIGH-Z	DATA RETENTION
						MODE

DS1744TRUTH TABLE Table 1

SETTING THE CLOCK

As shown in Table 2, bit 7 of the century register is the write bit. Setting the write bit to a one, like the read bit, halts updates to the DS1744 registers. The user can then load them with the correct day, date and time data in 24 hour BCD format. Resetting the write bit to a zero then transfers those values to the actual clock counters and allows normal operation to resume.

STOPPING AND STARTING THE CLOCK OSCILLATOR

The clock oscillator may be stopped at any time. To increase the shelf life, the oscillator can be turned off to minimize current drain from the battery. The OSC bit is the MSB (bit 7) of the seconds registers, see Table 2. Setting it to a one stops the oscillator.

FREQUENCY TEST BIT

As shown in Table 2, bit 6 of the day byte is the frequency test bit. When the frequency test bit is set to logic "1" and the oscillator is running, the LSB of the seconds register will toggle at 512 Hz. When the seconds register is being read, the DQ0 line will toggle at the 512 Hz frequency as long as conditions for access remain valid (i.e., \overline{CE} low, \overline{OE} low, \overline{WE} high, and address for seconds register remain valid and stable).

CLOCK ACCURACY (DIP MODULE)

The DS1744 is guaranteed to keep time accuracy to within ± 1 minute per month at 25°C. The clock is calibrated at the factory by Dallas Semiconductor using special calibration nonvolatile tuning elements. The DS1744 does not require additional calibration and temperature deviations will have a negligible effect in most applications. For this reason, methods of field clock calibration are not available and not necessary.

CLOCK ACCURACY (POWERCAP MODULE)

The DS1744P and DS9034PCX are each individually tested for accuracy. Once mounted together, the module is guaranteed to keep time accuracy to within ± 1.53 minutes per month (35 ppm) at 25°C.

DS1744 REGISTER MAP Table 2 DATA **ADDRESS** FUNCTION/RANGE B1 B_7 B_6 B_5 B_4 B₃ \mathbf{B}_2 B_0 10 YEAR YEAR 7FFFF YEAR 00-99 **7FFFE** Х Х Х MONTH MONTH 01-12 10 MO 7FFFD Х Х 10 DATE DATE DATE 01-31 **7FFFC** BF FT DAY Х Х Х DAY 01-07 **7FFFB** Х Х 10 HOUR HOUR HOUR 00-23 7FFFA Х **10 MINUTES MINUTES MINUTES** 00-59 **10 SECONDS** 7FFF9 **OSC SECONDS SECONDS** 00-59 7FFF8 W R **10 CENTURY** CENTURY CENTURY 00-39 $\overline{OSC} = STOP BIT$ FT = FREQUENCY TEST = READ BIT R = WRITE BIT Х = SEE NOTE BELOW BF = BATTERY FLAGW

NOTE:

All indicated "X" bits are not dedicated to any particular function and can be used as normal RAM bits.

RETRIEVING DATA FROM RAMOR CLOCK

The DS1744 is in the read mode whenever \overline{OE} (output enable) is low, \overline{WE} (write enable) is high, and \overline{CE} (chip enable) is low. The device architecture allows ripple-through access to any of the address locations in the NV SRAM. Valid data will be available at the DQ pins within tAA after the last address input is stable, providing that the \overline{CE} and \overline{OE} access times and states are satisfied. If \overline{CE} or \overline{OE} access times and states are not met, valid data will be available at the latter of chip enable access (tCEA) or at output enable access time (tOEA). The state of the data input/output pins (DQ) is controlled by \overline{CE} and \overline{OE} . If the outputs are activated before tAA, the data lines are driven to an intermediate state until tAA. If the address inputs are changed while \overline{CE} and \overline{OE} remain valid, output data will remain valid for output data hold time (tOH) but will then go indeterminate until the next address access.

WRITING DATA TO RAM OR CLOCK

The DS1744 is in the write mode whenever \overline{WE} , and \overline{CE} are in their active state. The start of a write is referenced to the latter occurring transition of \overline{WE} or \overline{CE} . The addresses must be held valid throughout the cycle. \overline{CE} or \overline{WE} must return inactive for a minimum of twR prior to the initiation of another read or write cycle. Data in must be valid t DS prior to the end of write and remain valid for tDH afterward. In a typical application, the \overline{OE} signal will be high during a write cycle. However, \overline{OE} can be active provided that care is taken with the data bus to avoid bus contention. If \overline{OE} is low prior to \overline{WE} transitioning low the data bus can become active with read data defined by the address inputs. A low transition on \overline{WE} will then disable the outputs twez after \overline{WE} goes active.

DATA RETENTION MODE

The 5 volt device is fully accessible and data can be written or read only when V_{cc} is greater than V_{PF} . However, when V_{cc} is below the power fail point, V_{PF} , (point at which write protection occurs) the internal clock registers and SRAM are blocked from any access. At this time the power fail reset output signal (RST) is driven active and will remain active until V_{cc} returns to nominal levels. When V_{cc} falls below the battery switch point V_{so} (battery supply level), device power is switched from the V_{cc} pin to the backup battery. RTC operation and SRAM data are maintained from the battery until V_{cc} is returned to nominal levels. The 3.3 volt device is fully accessible and data can be written or read only when V_{cc} is greater than V_{PF} . When V_{cc} falls below the power fail point, V_{PF} , access to the device is inhibited. At this time the power fail reset output signal (RST) is driven active and will remain active until V_{cc} returns to nominal levels. If V_{PF} is less than V_{BAT} , the device power is switched from V_{cc} to the backup supply (V_{BAT}) when V_{cc} drops below V_{PF} . If V_{PF} is greater than V_{BAT} , the device power is switched from V_{cc} to the backup supply (V_{BAT}) when V_{cc} drops below V_{PF} . If V_{PF} is greater than V_{BAT} , the device power is switched from V_{cc} to the backup supply (V_{BAT}) when V_{cc} drops below V_{PF} . If V_{PF} is greater than V_{BAT} , the device power is switched from V_{cc} to the backup supply (V_{BAT}) when V_{cc} drops below V_{PF} . If V_{PF} is greater than V_{BAT} , the device power is switched from V_{cc} to the backup supply (V_{BAT}) when V_{cc} drops below V_{PF} . all control, data, and address signals must be powered down when V_{cc} is powered down.

BATTERY LONGEVITY

The DS1744 has a lithium power source that is designed to provide energy for clock activity, and clock and RAM data retention when the V_{CC} supply is not present. The capability of this internal power supply is sufficient to power the DS1744 continuously for the life of the equipment in which it is installed. For specification purposes, the life expectancy is 10 years at 25°C with the internal clock oscillator running in the absence of V_{CC} power. Each DS1744 is shipped from Dallas Semiconductor with its lithium energy source disconnected, guaranteeing full energy capacity. When V_{CC} is first applied at a level greater than V_{PF} , the lithium energy source is enabled for battery backup operation. Actual life expectancy of the DS1744 will be much longer than 10 years since no lithium battery energy is consumed when V_{CC} is present.

BATTERY MONITOR

The DS1744 constantly monitors the battery voltage of the internal battery. The Battery Flag bit (bit 7) of the day register is used to indicate the voltage level range of the battery. This bit is not writable and should always be a one when read. If a zero is ever present, an exhausted lithium energy source is indicated and both the contents of the RTC and RAM are questionable.

ABSOLUTE MAXIMUM RATINGS*

Voltage on Any Pin Relative to Ground Operating Temperature Storage Temperature Soldering Temperature -0.3V to +6.0V 0°C to 70°C -20°C to +70°C 260°C for 10 seconds (See Note 7)

* This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

RECOMMENDED DC OPE		(0°C to	70°C)			
PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Logic 1 Voltage All Inputs $V_{CC} = 5V \pm 10\%$	V _{IH}	2.2		V _{CC} +0.3V	V	1
$V_{CC} = 3.3V \pm 10\%$	V _{IH}	2.0		V_{CC} +0.3V	V	1
Logic 0 Voltage All Inputs $V_{CC} = 5V \pm 10\%$	V _{IL}	-0.3		0.8	V	1
$V_{CC} = 3.3V \pm 10\%$	V _{IL}	-0.3		0.6	V	1

DC ELECTRICAL CHARACTERISTICS

$(0^{\circ}C \text{ to } 70^{\circ}C; V \text{ cc} = 5.0V)$

<u>± 10%)</u>						
PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Active Supply Current	Icc		Х	75	mA	2,3
$\frac{\text{TTL Standby Current}}{(\overline{\text{CE}} = \text{V}_{\text{IH}})}$	Icc ₁		Х	6	mA	2,3
$\underbrace{CMOS \text{ Standby Current}}_{(\overline{CE} \ge V_{CC}-0.2V)}$	Icc ₂		Х	4	mA	2,3
Input Leakage Current (any input)	I _{IL}	-1		+1	μA	
Output Leakage Current (any output)	I _{OL}	-1		+1	μΑ	
Output Logic 1 Voltage $(I_{OUT} = -1.0 \text{ mA})$	V _{OH}	2.4				1
Output Logic 0 Voltage $(I_{OUT} = +2.1 \text{ mA})$	V _{OL}			0.4		1
Write Protection Voltage	V _{PF}	4.25	4.37	4.50	V	1
Battery Switch Over Voltage	V _{SO}		V _{BAT}			1,4

DS1744/DS1744P


DC ELECTRICAL CHARA	$(0^{\circ}C \text{ to } 70^{\circ}C; V CC = 3.3V \pm 10\%$					
PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Active Supply Current	Icc		Х	30	mA	2,3
$\frac{\text{TTL Standby Current}}{(\overline{\text{CE}} = V_{\text{IH}})}$	Icc ₁		Х	2	mA	2,3
$\frac{\text{CMOS Standby Current}}{(\overline{\text{CE}} \ge V_{\text{CC}} - 0.2\text{V})}$	Icc ₂		Х	2	mA	2,3
Input Leakage Current (any input)	I _{IL}	-1		+1	μA	
Output Leakage Current (any output)	I _{OL}	-1		+1	μΑ	
Output Logic 1 Voltage $(I_{OUT} = -1.0 \text{ mA})$	V _{OH}	2.4				1
Output Logic 0 Voltage $(I_{OUT} = +2.1 \text{ mA})$	V _{OL}			0.4		1
Write Protection Voltage	V _{PF}	4.25	4.37	2.97	V	1
Battery Switch Over Voltage	V _{SO}		V_{BAT} or V_{PF}		V	1,4

READ CYCLE, AC CHARACTERISTICS (0°C to 70°C; V CC = $5.0V \pm 10\%$)								
		70 ns access		100 ns access				
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	UNITS	NOTES	
Read Cycle Time	t _{RC}	70		100		ns		
Address Access Time	t _{AA}		70		100	ns		
\overline{CE} to DQ Low-Z	t _{CEL}	5		5		ns		
\overline{CE} Access Time	t _{CEA}		70		100	ns		
$\overline{\text{CE}}$ Data Off Time	t _{CEZ}		25		35	ns		
OE to DQ Low-Z	t _{OEL}	5		5		ns		
OE Access Time	t _{OEA}		35		55	ns		
OE Data Off Time	t _{OEZ}		25		35	ns		
Output Hold from Address	t _{OH}	5		5		ns		

DS1744/DS1744P

READ CYCLE, AC CHARACTERISTICS (0°C to 70°C; V CC = $3.3V \pm 10\%$)								
READ CYCLE, AC CHARAC	TERISTIC	3	$(0^{\circ}C)$	$0^{\circ}0^{\circ}$	<u>ر = 3.3۷</u>	<u>(± 10%)</u>		
		120 ns	access	150 ns access				
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	UNITS	NOTES	
Read Cycle Time	t _{RC}	70		100		ns		
Address Access Time	t _{AA}		70		100	ns		
$\overline{\text{CE}}$ to DQ Low-Z	t _{CEL}	5		5		ns		
CE Access Time	t _{CEA}		70		100	ns		
$\overline{\text{CE}}$ Data Off Time	t _{CEZ}		25		35	ns		
OE to DQ Low-Z	t _{OEL}	5		5		ns		
OE Access Time	t _{OEA}		35		55	ns		
OE Data Off Time	t _{OEZ}		25		35	ns		
Output Hold from Address	t _{OH}	5		5		ns		


READ CYCLE TIMING DIAGRAM




DS1744/DS1744P

WRITE CYCLE, AC CHAR	(0°0	0° C to 70°C; V CC = 5.0V ± 10%)					
		70 ns	access	100 ns	access		
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	UNITS	NOTES
Write Cycle Time	t _{WC}	70		100		ns	
Address Setup Time	t _{AS}	0		0		ns	
$\overline{\mathrm{WE}}$ Pulse Width	t _{WEW}	50		70		ns	
$\overline{\text{CE}}$ Pulse Width	t _{CEW}	60		75		ns	
Data Setup Time	t _{DS}	30		40		ns	
Data Hold Time	t _{DH1}	0		0		ns	8
Data Hold Time	t _{DH2}	Х		Х		ns	9
Address Hold Time	t _{AH1}	5		5		ns	8
Address Hold Time	t _{AH2}	Х		Х		ns	9
$\overline{\text{WE}}$ Data Off Time	t _{WEZ}		25		35	ns	
Write Recovery Time	t _{WR}	5		5		ns	

WRITE CYCLE, AC CHAR	(0°0)	C to 70	°C; V (CC = 3.3\	/ ± 10%)		
		120 ns	access	150 ns	access		
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	UNITS	NOTES
Write Cycle Time	t _{WC}	120		150		ns	
Address Setup Time	t _{AS}	0		0		ns	
WE Pulse Width	t _{WEW}	100		130		ns	
CE Pulse Width	t _{CEW}	110		140		ns	
$\overline{\text{CE}}$ and CE2 Pulse Width	t _{CEW}	110		140		ns	
Data Setup Time	t _{DS}	80		90		ns	
Data Hold Time	t _{DH1}	0		0		ns	8
Data Hold Time	t _{DH2}	Х		Х		ns	9
Address Hold Time	t _{AH1}	0		0		ns	8
Address Hold Time	t _{AH2}	Х		Х		ns	9
WE Data Off Time	t _{WEZ}		40		50	ns	
Write Recovery Time	t _{WR}	10		10		ns	




WRITE CYCLE TIMING DIAGRAM, CHIP ENABLE CONTROLLED




POWER–UP/DOWN AC CHARACTERISTICS (0°C to 70°C; V cc = $5.0V \pm 10\%$)									
PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES			
CE or WE at V _H	t _{PD}	0			μs				
Before Power-down									
V_{CC} Fall Time: $V_{PF}(MAX)$ to	t _F	300			μs				
V _{PF} (Min)									
V_{CC} Fall Time: V_{PF} (MIN) to V_{SO}	t _{FB}	10			μs				
V_{CC} Rise Time: V_{PF} (MIN) to	t _R	0			μs				
V _{PF} (MAX)									
Power-up Recover Time	t _{REC}			35	ms				
Expected Data Retention Time	t _{DR}	10			years	5,6			
(Oscillator ON)									

POWER-UP/POWER-DOWN TIMING 5 VOLT DEVICE



POWER–UP/DOWN CHARACTERISTICS (0°C to 70°C; V CC = $3.3V \pm 10\%$)										
PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES				
CE or WE at $V_{\rm H}$, Before	t _{PD}	0			μs					
Power-down					-					
V_{CC} Fall Time: $V_{PF}(MAX)$ to	t _F	300			μs					
V _{PF} (Min)					-					
V_{CC} Rise Time: V_{PF} (MIN) to	t _R	0			μs					
V _{PF} (MAX)										
V_{PF} to \overline{RST} High	t _{REC}			35	ms					
Expected Data Retention Time	t _{DR}	10			years	5,6				
(Oscillator ON)										

POWER–UP/DOWN WAVEFORM TIMING 3.3 VOLT DEVICE



CAPACITANCE (t A = 25°C					A = 25°C)	
PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Capacitance on all input pins	C _{IN}			7	pF	
Capacitance on all output pins	Co			10	pF	


AC TEST CONDITIONS

Output Load: 100 pF + 1TTL Gate Input Pulse Levels: 0.0 to 3.0 Volts Timing Measurement Reference Levels: Input: 1.5V Output: 1.5V Input Pulse Rise and Fall Times: 5 ns

NOTES:

- 1. Voltages are referenced to ground.
- 2. Typical values are at 25°C and nominal supplies.
- 3. Outputs are open.
- 4. Battery switch over occurs at the lower of either the battery terminal voltage or V_{PF} .
- 5. Data retention time is at 25°C.
- 6. Each DS1744 has a built–in switch that disconnects the lithium source until V_{cc} is first applied by the user. The expected t_{DR} is defined for DIP modules and assembled PowerCap modules as a cumulative time in the absence of V_{cc} starting from the time power is first applied by the user.
- 7. Real-Time Clock Modules (DIP) can be successfully processed through conventional wavesoldering tecniques as long as temperatures as long as temperature exposure to the lithium energy source contained within does not exceed +85°C. Post solder cleaning with water washing techniques is acceptable, provided that ultra-sonic vibration is not used. In addition, for the PowerCap:
 - a. Dallas Semiconductor recommends that PowerCap Module bases experience one pass through solder reflow oriented with the label side up ("live bug").
 - b. Hand Soldering and touch-up: Do not touch or apply the soldering iron to leads for more than 3 (three) seconds. To solder, apply flux to the pad, heat the lead frame pad and apply solder. To remove the part, apply flux, heat the lead frame pad until the solder reflows and use a solder wick to remove solder.
- 8. tah1, toh1 are measured from WE going high.
- 9. t_{AH2} , t_{DH2} are measured from \overline{CE} going high.


DS1744 28-PIN PACKAGE



PKG	28-PIN		
DIM	MIN	MAX	
A IN.	1.470	1.490	
MM	37.34	37.85	
B IN.	0.675	0.740	
MM	17.75	18.80	
C IN.	0.335	0.355	
MM	8.51	9.02	
D IN.	0.075	0.105	
MM	1.91	2.67	
E IN.	0.015	0.030	
MM	0.38	0.76	
F IN.	0.140	0.180	
MM	3.56	4.57	
G IN.	0.090	0.110	
MM	2.29	2.79	
H IN.	0.590	0.630	
MM	14.99	16.00	
J IN.	0.010	0.018	
MM	0.25	0.45	
K IN.	0.015	0.025	
MM	0.43	0.58	

DS1746P

PKG	INCHES			
DIM	MIN	NOM	MAX	
А	0.920	0.925	0.930	
В	0.980	0.985	0.990	
С	-	-	0.080	
D	0.052	0.055	0.058	
Е	0.048	0.050	0.052	
F	0.015	0.020	0.025	
G	0.025	0.027	0.030	




NOTE:

Dallas Semiconductor recommends that PowerCap Module bases experience one pass through solder reflow oriented with the label side up ("live – bug").

Hand Soldering and touch–up: Do not touch or apply the soldering iron to leads for more than 3 (three) seconds. To solder, apply flux to the pad, heat the lead frame pad and apply solder. To remove the part, apply flux, heat the lead frame pad until the solder reflows and use a solder wick to remove solder.

DS1744P WITH DS9034PCX ATTACHED

PKG	INCHES		
DIM	MIN	NOM	MAX
Α	0.920	0.925	0.930
В	0.955	0.960	0.965
С	0.240	0.245	0.250
D	0.052	0.055	0.058
Е	0.048	0.050	0.052
F	0.015	0.020	0.025
G	0.020	0.025	0.030



RECOMMENDED POWERCAP MODULE LAND PATTERN

PKG	INCHES		
DIM	MIN	NOM	MAX
А	-	1.050	-
В	-	0.826	-
С	-	0.050	-
D	-	0.030	-
Е	-	0.112	-

