

#### FEATURES

300 MHz Small Signal Bandwidth 200 MHz Large Signal BW (4 V p-p) High Slew Rate: 2200 V/ $\mu$ s Low Distortion: -60 dB @ 20 MHz Fast Settling: 15 ns to 0.01% 2.2 nV/ $\sqrt{Hz}$  Spectral Noise Density ±3 V Supply Operation

### APPLICATIONS

ADC Input Driver Differential Amplifiers IF/RF Amplifiers Pulse Amplifiers Professional Video DAC Current-to-Voltage Baseband and Video Communications Active Filters/Integrators/Log Amps

#### **GENERAL DESCRIPTION**

The AD9624 is one of a family of very high speed and wide bandwidth amplifiers utilizing a voltage feedback architecture. These amplifiers define a new level of performance for voltage feedback amplifiers, especially in the categories of large signal bandwidth, slew rate, settling, low distortion, and low noise.


Proprietary design architectures have resulted in an amplifier family that combines the most attractive attributes of both current feedback and voltage feedback amplifiers. The AD9624 exhibits extraordinarily accurate and fast pulse response characteristics (8 ns settling to 0.1%) as well as extremely wide small and large signal bandwidth previously found only in current feedback amplifiers. When combined with balanced high impedance inputs and low input noise current more common to voltage feedback architectures, the AD9624 offers performance not previously available in a monolithic operational amplifier.

\*Protected by U.S. Patent 5,150,074 and others pending.

## Wideband Voltage Feedback Amplifier

## AD9624\*

### **CONNECTION DIAGRAM**



# OPTIONALCAPACITOR CB CONNECTED HERE DECREASES SETTLING TIME (SEE TEXT).

Other members of the AD962X amplifier family are the AD9621 (G = +1), AD9622 (G = +2), and the AD9623 (G = +4). A separate data sheet is available from Analog Devices for each model. Each generic device has been designed for a different minimum stable gain setting, allowing users flex-ibility in optimizing system performance. Dynamic performance specifications such as slew rate, settling time, and distortion vary from model to model. The table below summarizes key performance attributes for the AD962X family and can be used as a selection guide.

The AD9624 is offered in industrial and military temperature ranges. Industrial versions are available in plastic DIP, SOIC, and cerdip; MIL versions are packaged in cerdips.

#### **PRODUCT HIGHLIGHTS**

- 1. Wide Large Signal Bandwidth
- 2. High Slew Rate
- 3. Fast Settling
- 4. Low Distortion
- 5. Output Short-Circuit Protected
- 6. Low Intermodulation Distortion of High Frequencies

Parameter	AD9621	AD9622	AD9623	AD9624	Units
Minimum Stable Gain	+1	+2	+4	+6	V/V
Harmonic Distortion (20 MHz)	-52	-66	-64	-66	dB
Large Signal Bandwidth (4 V p-p)	130	160	190	200	MHz
SSBW (0.5 V p-p)	350	220	270	300	MHz
Slew Rate	1200	1500	2100	2200	V/µs
Rise/Fall Time (0.5 V Step)	2.4	1.7	1.6	1.5	ns
Settling Time (to 0.1%/0.01%)	7/11	8/14	8/14	8/14	ns
Input Noise (0.1 MHz – 200 MHz)	80	49	36	32	μV rms

#### REV.0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

# $\label{eq:AD9624} \begin{array}{l} \textbf{AD9624} \textbf{\_SPECIFICATIONS} \\ \textbf{DC ELECTRICAL CHARACTERISTICS} \ (\pm V_{s} = \pm 5 \ V, \ R_{LOAD} = 100 \ \Omega; \ A_{V} = +8; \ R_{F} = 510 \ \Omega, \ unless \ otherwise \ noted) \end{array}$

			Test AD9624AN/AQ/AR		AD9624SQ					
Parameter	Conditions	Temp	Level	Min	Тур	Max	Min	Тур	Max	Units
DC SPECIFICATIONS <sup>1</sup>										
Input Offset Voltage		+25°C	I	-8	$\pm 2$	+8	-8	$\pm 2$	+8	mV
input onset voltage		Full	VI	-10	± 2	+10	-10	± 2	+10	mV
Input Bias Current		+25°C	I	-10	7	12	-10	7	12	μA
input bias Current		Full	VI		1	16		1	16	μΑ
Bias Current TC		Full	V		35	10		35	10	nA/°C
		+25°C		2		10	2		10	
Input Offset Current			I	$\begin{vmatrix} -2 \\ -3 \end{vmatrix}$	±0.3	+2 +3	$\begin{vmatrix} -2 \\ -3 \end{vmatrix}$	±0.3	+2 +3	μA
		Full	VI	-3	25	+3	-5	25	+3	μA
Offset Current TC		Full	V		2.5			2.5		nA/°C
Input Resistance		+25°C	V		500			500		kΩ
Input Capacitance		+25°C	V	1.2.0	1.2			1.2		pF
Common-Mode Range		Full	VI	±3.0	$\pm 3.4$		$\pm 3.0$	±3.4		V
Common-Mode Rejection Ratio	$\Delta V_{CM} = 1 V$	+25°C	I	52	63		52	63		dB
Open-Loop Gain	$V_{OUT} = \pm 2 V p-p$	+25°C			74			74		dB
Output Voltage Range		Full	VI	±3.0	±3.4		±3.0	±3.4		V
Output Current		Full	II	60	70		60	70		mA
Output Resistance		+25°C	V		0.3			0.3		Ω
FREQUENCY DOMAIN										
Small Signal Bandwidth										
$A_{\rm V} = 6$	$V_{OUT} = 0.4 \text{ V p-p}$	Full	IV	200	300		200	300		MHz
$A_{\rm V} = 8$	$V_{OUT} = 0.4 V p-p$	Full	II	130	190		130	190		MHz
Large Signal Bandwidth	$V_{OUT} = 4 V p - p$	+25°C	V		170			170		MHz
Amplitude of Peaking	Full Spectrum	Full	II		0	0.4		0	0.4	dB
Amplitude of Peaking $(A_V = 6)$	Full Spectrum	+25°C	IV		0.2	1.2		0.2	1.2	dB
Amplitude of Roll-off	DC to 100 MHz	Full	II		0.6	1.6		0.6	1.6	dB
Phase Nonlinearity	0.3 to 100 MHz	+25°C			0.7			0.7		Degree
2nd Harmonic Distortion	2 V p-p; 20 MHz	Full	II		-60	-52		-60	-52	dBc
3rd Harmonic Distortion	2 V p-p; 20 MHz	Full	II		-72	-64		-72	-64	dBc
Common-Mode Rejection Ratio	@ 20 MHz	+25°C	V		+30	01		+30	01	dB
Spectral Input Noise Voltage	1 to 200 MHz	+25°C	v		2.2			2.2		$nV/\sqrt{Hz}$
Spectral Input Noise Current	1 to 200 MHz	+25°C	v		2.5			2.5		$pA/\sqrt{Hz}$
Average Equivalent Integrated	1 10 200 10112	125 0	, v		2.5			2.5		
Input Noise Voltage	0.1 to 200 MHz	+25°C	v		32			32		μV rms
TIME DOMAIN Slew Rate	$V_{OUT} = 5 V Step$	Full	IV	1400	2000		1400	2000		V/µs
Rise/Fall Time	$V_{OUT} = 0.5 \text{ V Step}$	+25°C	V	1400	1.8		1400	1.8		ns
Rise/I'an Time	$V_{OUT} = 0.5 V Step$ $V_{OUT} = 5 V Step$	Full	IV		2.6	3.2		2.6	3.2	
Overshoot	$V_{OUT} = 2 V Step$ $V_{OUT} = 2 V Step$	Full	IV		2.0	5.2 7		2.0	5.2 7	ns %
Settling Time	$v_{OUT} = 2 v Step$	Full	11		0	1		0	1	/0
e	V = 2 V Stor	12500	37		0			0		
To 0.1%	$V_{OUT} = 2 V Step$	+25°C			8	20		8	20	ns
To 0.01%	$V_{OUT} = 2 V Step$	Full	IV		15	20		15	20	ns
To $0.1\%^2$	$V_{OUT} = 4 V Step$	+25°C	V		9			9		ns
To 0.01% <sup>2</sup>	$V_{OUT} = 4 V Step$	+25°C			17			17		ns
Overdrive Recovery	$2 \times \text{to} \pm 2 \text{ mV}$	+25°C			130			130		ns
Differential Gain (4.3 MHz)	$R_L = 150 \Omega$	+25°C	V		0.015			0.015		%
Differential Phase (4.3 MHz)	$R_L = 150 \Omega$	+25°C	V		< 0.01	-		< 0.01	-	Degree
POWER SUPPLY REQUIREMENT	$\Gamma S^1$									
Supply Voltage $(\pm V_S)$		Full	IV	3.0	5.0	5.5	3.0	5.0	5.5	V
Quiescent Current										
$+I_{S}$	$+V_{S} = +5 V$	Full	VI		23	29		23	29	mA
$-I_{S}$	$-V_{s} = -5 V$	Full	VI		23	29		23	29	mA
Power Supply Rejection Ratio	$\Delta V_{s} = 1 V$	+25°C	I	60	70	-	60	70	-	dB
rower suppry Rejection Ratio		1250	1	00	10			10		uD

NOTES

<sup>1</sup>Measured at  $A_V = 21$ .

 $^2\text{Measured}$  with a 0.001  $\mu\text{F}$  C\_B capacitor connected across Pins 1 and 8.

Specifications subject to change without notice.

#### ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

Supply Voltages $(\pm V_S) \dots \pm 6 V$
Common-Mode Input Voltage $\dots \dots \dots$
Differential Input Voltage
Continuous Output Current <sup>2</sup> 90 mA
Operating Temperature Ranges
AN, AQ, AR
SQ55°C to +125°C
Storage Temperature
Ceramic65°C to +150°C
Plastic65°C to +125°C
Junction Temperature
Ceramic <sup>3</sup> +175°C
Plastic <sup>3</sup> +150°C
Lead Soldering Temperature $(1 \text{ minute})^4 \dots + 220^{\circ}\text{C}$
NOTES

<sup>1</sup>Absolute maximum ratings are limiting values to be applied individually, and beyond which the serviceability of the circuit may be impaired. Functional operability is not necessarily implied. Exposure to absolute maximum rating conditions for an extended period of time may affect device reliability.

<sup>2</sup>Output is short-circuit protected; for maximum reliability, 90 mA continuous current should not be exceeded.

<sup>3</sup>Typical thermal impedances (part soldered onto board; no air flow):

Ceramic DIP:  $\theta_{JA} = 100^{\circ}C/W; \theta_{JC} = 30^{\circ}C/W$ 

Plastic SOIC:  $\theta_{JA} = 125^{\circ}C/W; \theta_{JC} = 45^{\circ}C/W$ Plastic DIP:  $\theta_{IA} = 90^{\circ}C/W; \theta_{IC} = 45^{\circ}C/W$ 


<sup>4</sup>Temperature shown is for surface mount devices, mounted by vapor phase soldering. Throughhole devices (ceramic and plastic DIPs) can be soldered at +300°C for 10 seconds.

#### **ORDERING GUIDE**

Model	Temperature Range	Package Description	Package Option
AD9624AN	–40°C to +85°C	8-Pin Plastic DIP	N-8
AD9624AQ	$-40^{\circ}$ C to $+85^{\circ}$ C	8-Pin Cerdip	Q-8
AD9624AR	$-40^{\circ}$ C to $+85^{\circ}$ C	8-Pin SOIC	R-8
AD9624SQ	–55°C to +125°C	8-Pin Cerdip	Q-8

#### EXPLANATION OF TEST LEVELS Test Level

- I 100% production tested.
- II 100% production tested at +25°C, and sample tested at specified temperatures. AC testing of "A" grade devices done on sample basis.
- III Sample tested only.
- IV Parameter is guaranteed by design and characterization testing.
- V Parameter is a typical value only.
- VI All devices are 100% production tested at +25°C. 100% production tested at temperature extremes for extended temperature devices; sample tested at temperature extremes for commercial/industrial devices.



#### THEORY OF OPERATION

The AD9624 is a wide bandwidth voltage feedback amplifier that is guaranteed for minimum gain stability of +6. Since its open-loop frequency response follows the conventional 6 dB/ octave roll-off, its gain bandwidth product is basically constant. Increasing its closed-loop gain results in a corresponding decrease in small signal bandwidth. The AD9624 typically maintains a 60 degree unity loop gain phase margin with  $R_F \cong 510~\Omega$ . This high margin minimizes the effects of signal and noise peaking.

#### **Feedback Resistor Choice**

At minimum stable gain (+6), the AD9624 provides optimum dynamic performance with  $R_F = 510 \Omega$ . When using this value and following the high speed layout guidelines, a shunt capacitor ( $C_F$ ) should not be required. This value for  $R_F$  provides the best combination of wide bandwidth, low peaking, and distortion.

However, if improved gain flatness is desired, a shunt capacitor  $(C_F)$  will provide extra phase margin. This reduces both overshoot and peaking with only a slight reduction of bandwidth.

As an example, if the amplifier exhibits (worst case) peaking of 1.2 dB with  $R_G || R_F = 85 \Omega$  ( $A_V = 6$ ), then using a  $C_F$  of  $\approx 0.5 \text{ pF}(\text{two 1 pF capacitors in series})$  across  $R_F$  will reduce this peaking to 0 dB. In addition, overshoot, noise, and settling time (<0.01%) will also improve. This comes at the expense of slightly decreased closed-loop bandwidth due to the  $R_F \times C_F$  time constant created.


If the equivalent input capacitance greatly exceeds 4 pF (due to source drive or long input traces to the amplifier), then added shunt capacitance ( $C_F$ ) will be necessary to maintain stability at minimum gain.

As a rule of thumb, if the product of  $R_F || R_G \times C_I \le 300 \times 10^{-12}$  seconds, then  $C_F$  is not required (for maximum bandwidth applications) and the amplifier's phase margin will maintain about 60°. Generally, this should be the case.

#### **Pulse Response**

Unlike a traditional voltage feedback amplifier in which slew speed is usually dictated by its front end dc quiescent current and gain bandwidth product, the AD9624 provides "on demand" transconductance current that increases proportionally to the input "step" signal amplitude. This results in slew speeds (2000 V/µs) comparable to wideband current feedback designs. This, combined with relatively low input noise current (2.5 pA/ $\sqrt{\text{Hz}}$ ), gives the AD9624 the best attributes of both voltage and current feedback amplifiers.

Chip Layout



 $V_{IN} \bigcirc 3 + V_{S} \bigcirc 6.8 \mu F$   $V_{IN} \bigcirc 3 + R_{G} \bigcirc C_{B} (OPTIONAL)$   $C_{F} \bigcirc V_{OUT}$   $C_{F} \frown V_{$ 

Figure 1. Transimpedance Configuration

Figure 2. Inverting Gain Connection Diagram

Figure 3. Noninverting Gain Connection Diagram

#### Bootstrap Capacitor (C<sub>B</sub>)

In most applications, the  $C_B$  capacitor should not be required. Under certain conditions, it can be used to further enhance settling time performance.

The  $C_B$  capacitor (0.001  $\mu$ F) connects to the internal high impedance nodes of the amplifier. Using this capacitor will reduce the large signal (4 V) step output settling time by 3 ns to 5 ns for 0.05% or greater accuracy. For settling accuracy less than 0.05% or for smaller step sizes, its effect will be less apparent.

Under heavy slew conditions, this capacitor forces the internal signal (initial step) amplitude to be controlled by the "on" (slewed) transistor, preventing its complement from completely turning off. This allows for faster settling time of these (internal) nodes and also the output.

In the frequency domain, total (high frequency) distortion will be approximately the same with or without  $C_B$ . Typically, the 3rd harmonic will be greater than the 2nd without  $C_B$ . This will be reversed with  $C_B$  in place.

#### APPLICATIONS

The AD9624 is a voltage feedback amplifier and is well suited for such applications as active filters, and log amplifiers. The device's wide bandwidth (190 MHz), phase margin (65°), low noise current (2.5 pA / $\sqrt{\text{Hz}}$ ), and slew rate (2000 V/µs) give higher performance capabilities to these applications over previous voltage feedback designs.

Its settling time of 15 ns to 0.01% and 8 ns to 0.1%, and its low harmonic distortion make it a good for choice for ADC signal amplification. With superb linearity at relatively high signal frequencies, it is an ideal driver for ADCs up to 14 bits.

#### Layout Considerations

As with all wide bandwidth components, printed circuit layout is critical to obtain best dynamic performance with the AD9624. The ground plane in the area of the amplifier and its associated components should cover as much of the component side of the board as possible (or first interior layer of a multilayer surface mount board).

The ground plane should be removed in the area of the inputs and  $R_F$  and  $R_G$  to minimize stray capacitance at the input. The same precaution should be used for  $C_B$ , if used. Each power supply trace should be decoupled close to the package with a 0.1  $\mu$ F ceramic capacitor, plus a 6.8  $\mu$ F tantalum nearby.

All lead lengths for input, output, and feedback resistor should be kept as short as possible. All gain setting resistors should be chosen for low values of parasitic capacitance and inductance, i.e., microwave resistors and/or carbon resistors.

Stripline techniques should be used for lead lengths in excess of one inch. Sockets should be avoided if at all possible because of their high series inductance. If sockets are necessary, individual pin sockets such as AMP p/n 6-330808-3 should be used. These contribute far less stray reactance than molded socket assemblies.

An evaluation board is available from Analog Devices for a nominal charge.

## **Typical Performance** ( $R_L = 100 \Omega$ ; $A_V = +8$ , unless otherwise noted)—AD9624




Figure 4. Open-Loop Gain and Phase




Figure 7. Harmonic Distortion vs. Frequency




Figure 10. Frequency Response vs. R<sub>LOAD</sub>




Figure 13. Input Spectral Noise Density




Figure 5. Inverting Frequency Response




Figure 8. Intermodulation Distortion (IMD)




Figure 11. Third Order Intercept




Figure 14. Output Level and Supply Current vs. Supply Voltage




Figure 6. Noninverting Frequency Response




Figure 9. CMRR and PSRR vs. Frequency




Figure 12. Long-Term Settling Time





Figure 15. Settling Time vs. Capacitive Load

## AD9624






Figure 16. Large Signal Pulse Response

Figure 17. Small Signal Pulse Response

#### **OUTLINE DIMENSIONS**

Dimensions shown in inches and (mm).




Figure 18. Settling Time vs. Noninverting Gain


¥.

¥


0.120 (3.048) 0.140 (3.556)

0.015 (0.381)

0.008 (0.204)







PRINTED IN U.S.A.