

Single-Supply Sensor Interface Amplifier


AD22050*

FEATURES

Gain of $\times 20$. Alterable from $\times 1$ to $\times 160$ Input CMR from Below Ground to $6\times$ (V_S – 1 V) Output Span 20 mV to (V_S – 0.2) V 1-, 2-, 3-Pole Low-Pass Filtering Available Accurate Midscale Offset Capability Differential Input Resistance 400 k Ω Drives 1 k Ω Load to +4 V Using V_S = +5 V Supply Voltage: +3.0 V to +36 V Transient Spike Protection & RFI Filters Included Peak Input Voltage (40 ms): 60 V Reversed Supply Protection: -34 V Operating Temperature Range: -40°C to +125°C

APPLICATIONS
Current Sensing
Motor Control
Interface for Pressure Transducers, Position Indicators,
Strain Gages, and Other Low Level Signal Sources

FUNCTIONAL BLOCK DIAGRAM



GENERAL DESCRIPTION

The AD22050 is a single-supply difference amplifier for amplifying and low-pass filtering small differential voltages (typically 100 mV FS at a gain of 40) from sources having a large common-mode voltage.

Supply voltages of between +3.0 V and +36 V can be used. The input common-mode range extends from below ground to +24 V using a +5 V supply with excellent rejection of this

common-mode voltage. This is achieved by the use of a special resistive attenuator at the input, laser trimmed to a very high differential balance.

Provisions are included for optional low-pass filtering and gain adjustment. An accurate midscale offset feature allows bipolar signals to be amplified.

*Patents pending.




Figure 1. Typical Application Circuit for a Current Sensor Interface

$\textbf{AD22050-SPECIFICATIONS} \ \, (\textbf{T}_{A} = +25^{\circ}\textbf{C}, \, \textbf{V}_{S} = +5 \, \textbf{V}, \, \text{and} \, \textbf{V}_{\text{CM}} = \textbf{0} \, \, \text{unless otherwise noted})$

Parameter		Test Conditions	Min	Typ	Max	Units
INPUTS (Pins 1 and 8) +CMR -CMR CMRR _{LF} CMRR _{HF} R _{INCM} R _{MATCH}	Positive Common-Mode Range Negative Common-Mode Range Common-Mode Rejection Ratio Common-Mode Rejection Ratio Common-Mode Input Resistances Matching of Resistances	$T_A = T_{MIN}$ to T_{MAX} $T_A = T_{MIN}$ to +85°C $f \le 10$ Hz f = 10 kHz Pin 1 or Pin 8 to Pin 2	-1.0 80 60 200	90 75 250 ±0.5	+24	V V dB dB kΩ
R _{INDIFF}	Differential Input Resistance	Pin 1 to Pin 8	350	450		kΩ
PREAMPLIFIER G _{CL} V _O R _O	Closed-Loop Gain ¹ Output Voltage Range (Pin 3) Output Resistance ²		9.7 +0.01 9 7	10.0 100	10.3 +4.8 103	V kΩ
OUTPUT BUFFER G_{CL} V_{O} R_{O}	Closed-Loop Gain ^l Output Voltage Range Output Resistance (Pin 5)	$\begin{split} R_{LOAD} &\geq 10 \text{ k}\Omega \\ T_A &= T_{MIN} \text{ to } T_{MAX} \\ VO &> 0.1 \text{ V dc} \end{split}$	1.94 +0.02	2.0	2.06 +4.8	V Ω
OVERALL SYSTEM G V_{OS} OFS $Iosc$ $BW_{-3 dB}$ SR N_{SD}	Gain ¹ Over Temperature Initial Offset Voltage ³ Over Temperature Midscale Offset (Pin 7) Scaling ⁴ Input Resistance Short-Circuit Output Current -3 dB Bandwidth Slew Rate Noise Spectral Density ³	$V_O \ge 0.1 \text{ V dc}$ $T_A = T_{MIN} \text{ to } T_{MAX}$ $T_A = T_{MIN} \text{ to } T_{MAX}$ Pin 7 to Pin 2 $T_A = T_{MIN} \text{ to } T_{MAX}$ $V_O = + 1 \text{ V dc}$ $V_O = + 1 \text{ V dc}$	19.9 19.8 -1 -3 0.49 2.5 7 20	20.0 0.03 0.50 11 30 0.2 0.2	20.1 20.2 1 3 0.51 3.0 25	$\begin{array}{c} mV \\ mV \\ \\ k\Omega \\ mA \\ kHz \\ V/\mu \\ \mu V/\sqrt{Hz} \\ \end{array}$
POWER SUPPLY V_S I_S	Operating Range Quiescent Supply Current ⁵	$T_A = T_{MIN}$ to T_{MAX} $T_A = +25$ °C, $V_S = +5$ V	3.0	5 200	36 500	V μA
$ \begin{array}{c} \textbf{TEMPERATURE RANGE} \\ \textbf{T}_{\text{OP}} \end{array} $	Operating Temperature Range		-40		+125	°C
PACKAGE	Plastic Mini-DIP (N-8) Plastic SOIC (R-8)			AD220501 AD220501		

NOTES

ORDERING GUIDE

Model	Temperature Range	Package Option
AD22050N	-40°C to +125°C	N-8 ¹
AD22050R	-40°C to +125°C	R-8 ²
AD22050R-Reel	-40°C to +125°C	R-8 ³

NOTES

-2-

REV. B

¹Specified for default mode, i.e., with no external components. The overall gain is trimmed to 1% while the individual gains of Al and A2 may be subject to a maximum ±3% tolerance. Note that the actual gain in a particular application can be modified by the use of external resistor networks.

²The actual output resistance of Al is only a few ohms, but access to this output, via Pin 3, is always through the resistor R12 (see Figure 2) which is 100 kΩ, trimmed to $\pm 3\%$.

³Referred to the input (Pins 1 and 8).

 $^{^4}$ The midscale offset scaling factor determines the fraction of voltage applied to Pin 7 which appears at the output. For example, with Pin 7 tied to Pin 6 and $V_S = +5$ V, the output will be offset to +2.5 V ± 5 mV. The designer should be aware that the impedance at Pin 7, OFS, is 4 kΩ. Care should be taken so that the steady-state voltage at this pin does not cause the package to dissipate too much power. We recommend that the continuous V_S stay below +20 V when it is connected to the OFS pin.

 $^{^5}$ With $V_{DM} = ^0$ V. Differential mode signals are referred to as V_{DM} , while V_{CM} refers to common-mode voltages—see the section *Product Description* and Figure 3. All min and max specifications are guaranteed, although only those marked in **boldface** are tested on all production units at final test. Specifications subject to change without notice.

¹N = Plastic DIP Package.

²R = Plastic SOIC Package.

³R-Reel = Tape and reel quantities must be in increments of 1,000 piece each.

ABSOLUTE MAXIMUM RATINGS*

Supply Voltage +3.0 V to +36 V
Peak Input Voltage (40 ms) 60 V
Reversed Supply Voltage Protection34 V
Operating Temperature40°C to +125°C
Storage Temperature65°C to +150°C
Output Short Circuit Duration Indefinite
Lead Temperature Range (Soldering 60 sec) +300°C
*Stresses above those listed under "Absolute Maximum Ratings" may cause
permanent damage to the device. This is a stress rating only; the functional
operation of the device at these or any other conditions above those indicated in
the operational sections of this specification is not implied. Exposure to absolute
maximum rating conditions for extended periods may affect device reliability.

PIN CONFIGURATIONS

Plastic Mini-DIP Package (N-8)

Plastic SOIC Package (R-8)

-IN 1	•	8 +IN
GND 2	AD22050R TOP VIEW (Not to Scale)	
A1 3		6 +V _S
A2 4		5 OUT

CAUTION.

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD22050 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



PRODUCT DESCRIPTION

The AD22050 is a single-supply difference amplifier consisting of a precision balanced attenuator, a very low drift preamplifier and an output buffer amplifier (A1 and A2, respectively in Figure 2). It has been designed so that small differential signals ($V_{\rm DM}$ in Figure 3) can be accurately amplified and filtered in the presence of large common-mode voltages ($V_{\rm CM}$) without the use of any other active components.




Figure 2. AD22050 Simplified Schematic

The resistive attenuator network is situated at the input to the AD22050 (Pins 1 and 8) allowing the common-mode voltage at Pins 1 and 8 to be six times greater than that which can be tolerated by the actual input to A1. The resistors in this network are trimmed to match better than one part in 10,000. As a result, the input CMR extends to $6\times (V_S-1\,V)$.

Two small filter capacitors (not shown in Figure 2) have been included at the inputs to A1 to minimize the effects of any spurious RF signals present in the signal.

Internal feedback around A1 sets the closed-loop gain of the preamplifier to $\times 10$ from the input pins, and the output of Al is connected to Pin 3 via a 100 k Ω resistor which is trimmed to $\pm 1\%$ (R12 in Figure 2), to facilitate the low-pass filtering of the

signal of interest (see *Low-Pass Filtering* section). The inclusion of an additional resistive network allows the output of A1 to be offset to an optional voltage of one half of that supplied to Pin 7; in many cases this offset would be $+V_s/2$ by tying Pin 7 to $+V_s$ (Pin 6), permitting the conditioning and processing of bipolar signals (see *Strain Gage Interface* section).

The output buffer A2 has a gain of $\times 2$, setting the precalibrated, overall gain of the AD22050, with no external components, to $\times 20$. (This gain is easily user-configurable—see the section *Altering the Gain* for details.) The output of A2 is the collector of a PNP transistor whose emitter is tied to $+V_S$.

The dynamic properties of the AD22050 are optimized for interfacing to transducers, in particular current sensing shunt resistors. Typically, these call for the relatively low bandwidths and slew rates of 30 kHz and 0.2 V/ μ s, respectively, for which the

device is well suited. Its rejection of large, high frequency, common-mode signals makes it superior to that of many alternative approaches. This is due to the very careful design of the input attenuator and the close integration of this highly balanced, high impedance system with the preamplifier.

The resistive load will usually be light, such as an A/D converter, which may be embedded in a microprocessor, and the part is unconditionally stable for pure-C loads up to 100 pF.

Stability can be greatly improved while driving even higher capacitive loads by the addition of a resistive load to ground. Any capacitive load can be tolerated with the addition of a resistor in series with the output, which will not seriously degrade accuracy in most data-acquisition applications (although it will degrade the slew rate slightly).


(For a more detailed examination of the internal circuitry, see the section *Understanding the AD22050.*)

REV. B -3-

ALTERING THE GAIN

The gain of the preamplifier, from the attenuator input (Pins 1 and 8) to its output at Pin 3, is $\times 10$ and that of the output buffer, from Pin 4 to Pin 5, is $\times 2$, thus making the overall default gain $\times 20$. The overall gain is accurately trimmed (to within +0.5%). In some cases, it may be desirable to provide for some variation in the gain, for example, in absorbing the scaling error of a transducer.

Figure 3 shows a general method for trimming the gain, either upwards or downwards, by an amount dependent on the resistor, R. The gain range, expressed as a percentage of the overall gain, is given by $(10 \text{ M}\Omega/\text{R})\%$. Thus, the adjustment range would be $\pm 2\%$ for R = 5 M Ω ; $\pm 10\%$ for R = 1 M Ω , etc.



 V_{DM} = DIFFERENTIAL VOLTAGE, V_{CM} = COMMOM-MODE VOLTAGE

Figure 3. Altering Gain to Accommodate Transducer Scaling Error

In addition to the method above, another method may be used to vary the gain. Many applications will call for a gain higher than $\times 20$, and some require a lower gain. Both of these situations are readily accommodated by the addition of one external resistor, plus an optional potentiometer if gain adjustment is required (for example, to absorb a calibration error in a transducer).

Decreasing the Gain. See Figure 4. Since the output of the preamplifier has an output resistance of 100 k Ω , an external resistor connected from Pin 4 to ground will precisely lower the gain by a factor R/(100k+R). When configuring the AD22050 for any gain, account should be taken of the maximum input and the power supply being used, since either the preamplifier or the output buffer will reach its full-scale output (approximately $V_S - 0.2 \text{ V}$) with large differential input voltages. The input of the AD22050 is limited to no greater than (V - 0.2)/10, for overall gains less than 10 since the preamplifier with its fixed gain of ×10 reaches its full-scale output before the output buffer. For $V_S = 5$ V this is 0.48 V. However, for gains greater than 10, the swing at the buffer output reaches its full-scale first and limits the AD22050 input to $(V_S - 0.2)/G$, where G is the overall gain. Increasing the power supply voltage increases the allowable maximum input. For $V_S = 5 \text{ V}$ and a nominal gain of 20, the maximum input is 240 mV.

The overall bandwidth is unaffected by changes in gain using this method, although there may be a small offset voltage due to the imbalance in source resistances at the input to A2. In many cases this can be ignored, but if desired, can easily be nulled by inserting a resistor in series with Pin 4 (at "Point X" in Figure 4) of value 100 k Ω minus the parallel sum of R and 100 k Ω . For example, with R = 100 k Ω (giving a total gain of ×10), the optional offset nulling resistor is 50 k Ω .




Figure 4. Achieving Gains Less Than ×20

Increasing the Gain. The gain can be raised by connecting a resistor from the output of the buffer amplifier (Pin 5) to its noninverting input (Pin 4) as shown in Figure 5. The gain is now multiplied by the factor R/(R-100k); for example, it is doubled for $R=200~k\Omega$. Overall gains of up to $\times 160~(R=114~k\Omega)$ are readily achievable in this way. Note, however, that the accuracy of the gain becomes critically dependent on resistor value at high gains. Also, the effective input offset voltage




Figure 5. Achieving Gains Greater Than ×20

at Pins 1 and 8 (about six times the actual offset of Al) limits the part's use in very high gain, dc-coupled applications. The gain may be trimmed by using a fixed and variable resistor in series (see, for example, Figure 10).

Once again, a small offset voltage will arise from an imbalance in source resistances and the finite bias currents inherently present at the input of A2. In most applications this additional offset error (about 130 μV at ×40) will be comparable with the specified offset range, and therefore will introduce negligible skew. However, it may be essentially eliminated by the addition of a resistor in series with the parallel sum of R and 100 k Ω (i.e., at point "X" in Figure 5) such that the total series resistance is maintained at 100 k Ω . For example, at a gain of ×30, when R = 300 k Ω and the parallel sum of R and 100 k Ω is 75 k Ω , the padding resistor should be 25 k Ω . A 50 k Ω pot would provide an offset range of about +2.25 mV referred to the output, or \pm 75 μV referred to the attenuator input. A specific example is shown in Figure 12.

-4-

LOW-PASS FILTERING

In many transducer applications it is necessary to filter the signal to remove spurious high frequency components, including noise, or to extract the mean value of a fluctuating signal that has a peak to average ratio (PAR) greater than unity. For example, a full wave rectified sinusoid has a PAR of 1.57, a raised-cosine has a PAR of 2, and a half wave sinusoid has a PAR of 3.14. Signals having large spikes may have PARs of 10 or more. In implementing filters using the AD22050, this parameter is important, since it may be possible for the output of the preamplifier to clip before the main output does if the PAR is too high, or the gain is set to low. The simple rule is that to ensure that both amplifiers clip at the same level the PAR may be up to 2 for the default gain configuration of ×20 and proportionally lower or higher for lower or higher gains respectively; thus at a gain of ×50 the PAR may be 5.

Low-pass filters can be implemented in several ways using the features provided by the AD22050. In the simplest case, a single-pole filter (20 dB/decade) is formed when the output of Al is connected to the input of A2 via the internal 100 k Ω resistor by strapping Pins 3 and 4, and a capacitor added from this node to ground, as shown in Figure 6. The dc gain remains ×20, and the gain trim shown in Figure 3 may still be used. If a resistor is added across the capacitor to lower the gain, the corner frequency will increase; it should be calculated using the parallel sum of the resistor and 100 k Ω .




Figure 6. Connections for Single-Pole, Low-Pass Filter

If the gain is raised using a resistor as shown in Figure 5, the corner frequency is lowered by the same factor as the gain is raised. Thus, using a resistor of 200 k Ω (for which the gain would be doubled) the corner frequency is now 0.796 Hz- μ F, (0.039 μ F for a 20 Hz corner).




Figure 7. Connections for Conveniently Scaled, Two-Pole, Low-Pass Filter

A two-pole filter (with a roll-off of 40 dB/decade) can be implemented using the connections shown in Figure 7. This is a Sallen & Key form based on a $\times 2$ amplifier. It is useful to remember that a two-pole filter with a corner frequency f_2 and a one-pole filter with a corner at f_1 have the same attenuation at the frequency $(f_2{}^2/f_1)$. The attenuation at that frequency is $40 \text{ Log}(f_2/f_1)$. This is illustrated in Figure 8. Using the standard resistor value shown and equal capacitors (in Figure 7), the corner frequency is conveniently scaled at $1 \text{ Hz-}\mu\text{F}$ (0.05 μF for a 20 Hz corner). A maximally flat response occurs when the resistor is lowered to $196 \text{ k}\Omega$ and the scaling is then $1.145 \text{ Hz-}\mu\text{F}$. The output offset is raised by about 4 mV (equivalent to $200 \mu\text{V}$ at the input pins).




Figure 8. Comparative Responses of One- and Two-Pole, Low-Pass Filters

A three-pole filter (with roll-off 60 dB/decade) can be formed by adding a passive RC network at the output forming a real pole. A three-pole filter with a corner frequency f_3 has the same attenuation as a one-pole filter of corner f_1 has at a frequency $\sqrt{/f_3}^3/f_1$, where the attenuation is 30 Log (f_3/f_1) (see the graph in Figure 9). Using equal capacitor values and a resistor of $160~k\Omega$, the corner-frequency calibration remains 1 Hz- μF .




Figure 9. Comparative Responses of One- and Three-Pole, Low-Pass Filters

REV. B _5_

APPLICATIONS

The AD22050 can be used wherever a high gain, single-supply differencing amplifier is required, and where a finite input resistance (250 k Ω to ground, 450 k Ω between differential inputs) can be tolerated. In particular, the ability to handle a common-mode input considerably larger than the supply voltage is frequently of value.

Also, the output can run down to within 20 mV of ground, provided it is not called on to sink a significant amount of load current. Finally, the output can be offset to half of a full-scale reference voltage (with a tolerance of $\pm 2\%$) to allow a bipolar signal to be handled.

CURRENT SENSOR INTERFACE

A typical automotive application making use of the large common-mode range is shown in Figure 10.




Figure 10. Current Sensor Interface. Gain Is ×40, Single-Pole, Low-Pass Filtering

The current in a load, here shown as a solenoid, is controlled by a power transistor which is either cut off or saturated by a pulse at its base; the duty-cycle of the pulse determines the average current. This current is sensed in a small resistor. The average differential voltage across this resistor is typically 100 mV, although its peak value will be higher, by an amount which depends on the inductance of the load and the control frequency. The common-mode voltage, on the other hand, extends from roughly l V above ground, when the transistor is saturated, to about 1.5 V above the battery voltage, when the transistor is cut off and the diode conducts.

If the maximum battery voltage spikes up to +20 V, the common-mode voltage at the input can be as high as 21.5 V. This can still be handled, even using a +5 V supply for the AD22050.

To produce a full-scale output of +4 V, a gain \times 40 is used, adjustable by $\pm5\%$ to absorb the tolerance in the sense resistor. There is sufficient headroom to allow at least a 10% overrange (to +4.4 V).

The roughly triangular voltage across the sense resistor is averaged by a single-pole low-pass filter, here set with a corner frequency of f_C = 3.6 Hz which provides about 30 dB of attenuation at 100 Hz. The same amount of attenuation, and a much higher rate of attenuation, can be provided by a two-pole filter having f_C = 20 Hz, as shown in Figure 11. Although this circuit uses two separate capacitors, the total capacitance is less than half that needed for the single-pole filter.




Figure 11. Illustration of Two-Pole Low-Pass Filtering

attenuation at 100 Hz. The same amount of attenuation, and a much higher rate of attenuation, can be provided by a two-pole filter having $f_C = 20$ Hz, as shown in Figure 11. Although this circuit uses two separate capacitors, the total capacitance is less than half that needed for the single-pole filter.

STRAIN GAGE INTERFACE: MIDSCALE OFFSET FEATURE

The AD22050 can be used to interface a strain gage to a subsequent process where only a single supply voltage is available. In this application, the midscale offset feature is valuable, since the output of the bridge may have either polarity. Figure 12 shows typical connections.




Figure 12. Typical Connections for a Strain Gage Interface
Using the Offset Feature

The offset is obtained by connecting Pin 7 (OFS) to the supply voltage. In this way, the output of the AD22050 is centered to midway between the supply and ground. In many systems the supply will also serve as the reference voltage for a subsequent A/D converter. Alternatively, Pin 7 may be tied to the reference voltage from an independent source. The AD22050 is trimmed to guarantee an accuracy of $\pm 2\%$ on the 0.5 ratio between the voltage on Pin 7 and the output.

If the bridge is energized by a dc source, it will usually be the same reference voltage as used for the A/D and for the offset.

An ac excitation of up to +2 V can also be used because the common-mode range of the AD22050 extends to –1 V. Assuming a full-scale bridge output (V_G) of ± 10 mV, a gain of $\times 100$ might be used to provide an output of ± 1 V (a full-scale range

-6-

of +1.5 V to +3.5 V.) This gain is achieved using the method discussed in connection with Figure 5. Note that the gain-setting

resistor does not affect the accuracy of the midscale offset. (However, if the gain were lowered, using a resistor to ground, this offset would no longer be accurate.) A V_{OS} nulling pot is included for illustrative purposes. One-, two- and three-pole filtering can also be implemented, as discussed in the Low-Pass Filtering section.

UNDERSTANDING THE AD22050

Figure 13 shows the main elements of the AD22050. The signal inputs at Pins 1 and 8 are first applied to dual resistive attenuators Rl through R4, whose purpose is to reduce the peak common-mode voltage at the input to the preamplifier. The attenuated signal is then applied to a feedback amplifier based on the very low drift op amp, Al. The differential voltage across the inputs is accurately amplified in the presence of common-mode voltages of many times the supply voltage. The overall common-mode response is minimized by precise laser trimming of R3 and R4, giving the AD22050 a common-mode rejection ratio (CMRR) of at least 80 dB (10,000:1).

The common-mode range of A1 extends from slightly below ground to 1 V below $+V_S$ (at the minimum temperature of -40° C). Since an attenuation ratio of about 6 is used, the input common-mode range is -1 V to +24 V using a +5 V supply. Small filter capacitors Cl and C2 are included to minimize the effects of spurious RF signals at the inputs which might cause dc errors due to the rectification effects at the input to Al. At high frequencies, even a small imbalance in these components would seriously degrade the CMRR, so a special high frequency trim is also carried out during manufacture.

A unique method of feedback around Al, provided by R9 and R7, sets the closed-loop gain of the preamplifier to $\times 10$ (from the input pins). The feedback network is balanced by the inclusion of R6 and R8. The small value of R7 results in a more practical value for R9 (which would have to be 2 $M\Omega$ if the feedback were taken directly to the inputs of A1). R8 is connected not directly to ground, but to an optional voltage of one-half of that applied to Pin 7 (OFS). It is trimmed to within close tolerances through R10 and R11. This allows the output of A1 to be offset to midscale, typically +Vs/2, by tying Pins 6

and 7 together. (For an example of the use of this feature, see Figure 12.) The gain is adjusted by the single resistor R5, which acts only on the differential signal. More importantly, it also results in much less feed forward of the common-mode signal to the output of Al, which, being a single-supply circuit, has no means of pulling this output down towards ground in those circumstances where the common-mode input is very positive while the net differential signal is small. (The output of Al is the collector of a PNP transistor whose emitter is tied to $+V_S$.) Rl6 is included specifically to alleviate this problem.

The output of the preamplifier is connected to Pin 3 via R12, a $100 \text{ k}\Omega$ resistor which is trimmed to better than $\pm 3\%$. The inclusion of R12 allows a low-pass filter to be formed, with an accurate time constant, by placing a capacitor from Pin 3 to ground. By separating the connections at Pins 3 and 4, a two-pole Sallen and Key filter can be formed (see *Low-Pass Filtering*), and also provides a means for setting the overall gain to values other than $\times 20$ (see *Altering the Gain*).

The output buffer has a gain of $\times 2$, set by the feedback network around op amp A2, formed by R15 and R13//R14. Note that this gain is not trimmed to a precise value, but may have a tolerance of $\pm 3\%$ (max). Only the overall gain of Al and A2 is trimmed to within $\pm 0.5\%$ by R5. As a consequence, the gain of A1 may be in error by $\pm 3\%$ (max) as the trim to R5 absorbs the initial error in the gain of A2. In most applications Pins 3 and 4 are simply tied together, but the output buffer can be used independently if desired. The offset voltage of A2 is nulled during manufacture. R17 is included to minimize the initial offset. It is recommended in applications where A2 is used independently and the source resistance is less than $100~\text{k}\Omega$ that the necessary extra resistance should be included.

The output of A2 is the collector of a PNP transistor whose emitter is tied to +V_S. The bias current out of the inverting input of this amplifier generates an offset voltage of about +1 mV in R13//R14, which is passed directly to the output via R15. This sets the lowest output which can be reached when there is no load resistor. However, the output can drive a 1 k Ω load to at least +4.5 V when +V_S = +5 V, and if operation to much lower minimum voltages is essential a load resistor can be added externally.




Figure 13. Simplified Schematic of AD22050, Including Component Values

REV. B –7–

OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).

