

### HIGH-SPEED DIGITAL ISOLATOR PRELIMINARY TECHNICAL DATA ADuM1100A/ADuM1100B FEATURES DESCRIPTION

- High Data Rate: DC 100 MBd
- Compatible with 3.3V or 5V Operation
- Low Power Operation

5V Operation: 0.7 mA @1 MBd,
6.3 mA @25 MBd,
24 mA @100 MBd
3.3V Operation: 0.5 mA @1 MBd,
4.1 mA @25 MBd,
16 mA @100 MBd

- Small Footprint: Standard 8 Lead SO package
- High Common Mode Transient Immunity: >25kV/µS
- No Long Term Wearout
- Safety and Regulatory Approvals (Pending) UL Recognized 2500 Vrms for 1 min. per UL 1577
- CSA Component Acceptance Notice #5 VDE 0884

 $V_{IORM} = 560$  Vpeak

### **APPLICATIONS**

- Digital Fieldbus Isolation
- Opto-Isolator Replacement
- Computer-Peripheral Interface
- Microprocessor System Interface
- General Instrumentation and Data Acquisition Applications

#### The ADuM1100A and ADuM1100B are digital isolators based on Analog Devices' **m**Isolation (micromachined isolation) technology. Combining high-speed CMOS and monolithic air core transformer technology, these isolation components provide outstanding performance characteristics superior to optocoupler devices.

Configured as pin-compatible replacements for existing high-speed optocouplers, the ADuM1100A and ADuM1100B support data rates as high as 25 MBd and 100 MBd, respectively.

Both the ADuM1100A and ADuM1100B operate at either 3.3V or 5V supply voltages, boast propagation delay of <10ns and edge asymmetry of <2 ns. They operate at very low power, less than 0.65 mA of quiescent current (sum of both sides) and an additional current of 460  $\mu$ A per MHz of signal frequency (230  $\mu$ A per Mbd). Unlike common transformer implementations, the ADuM1100A/B provides DC correctness with a patented refresh feature which continuously updates the output signal.

# FUNCTIONAL BLOCK DIAGRAM



\* Pin 3 and Pin 7 on the ADuM1100A are not connected internally.

#### TRUTH TABLE (POSITIVE LOGIC)

V <sub>I</sub> ,	$V_{DD1}$	V <sub>DD2</sub>	V <sub>o</sub> ,	Nota
Input	State	State	Output	Note
Н	Powered	Powered	Н	
L	Powered	Powered	L	
Х	Unpowered	Powered	Н	$V_0$ returns to $V_1$ state within 2 µsec of power restoration
X	Powered	Unpowered	Х	$V_0$ returns to $V_1$ state within 2 µsec of power restoration

Protected by U.S. patent 5,952,849. Additional patents are pending.

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of

#### ANALOG DEVICES

Solder Reflow Thermal Profile

## **Regulatory Information**

(pending)

1a
MARY
-LINNICAL
DRECHNIA
TEOA

# **Insulation and Safety Related Specifications**

Parameter	Symbol	Value	Units	Conditions
Minimum External Air Gap	L(I01)	4.90	mm	Measured from input terminals to output
(Clearance)				terminals, shortest distance through air.
Minimum External Tracking	L(I02)	4.35	mm	Measured from input terminals to output
(Creepage)				terminals, shortest distance path along body.
Minimum Internal Plastic		0.016	mm	Insulation distance through insulation.
Gap (Internal Clearance)				_
Tracking Resistance	CTI	> 175	Volts	DIN IEC 112/VDE 0303 Part 1
(Comparative Tracking				
Index)				
Isolation Group		IIIa		Material Group
				(DIN VDE 0110, 1/89, Table 1)

ANALOG DEVICES

## **VDE 0884 Insulation Characteristics**

Description	Symbol	Characteristic	Units
Installation classification per DIN VDE 0110			
for rated mains voltage $\leq 150$ Vrms		I- IV	
for rated mains voltage <= 300Vrms		I- III	
Climatic Classification		55/85/21	
Pollution Degree (DIN VDE 0110, Table 1)		2	
Maximum Working Insulation Voltage	V <sub>IORM</sub>	560	Vpeak
Input to Output Test Voltage, Method b	V <sub>PR</sub>	1050	Vpeak
$V_{IORM} \ge 1.875 = V_{PR}$ , 100% Production Test,	2.		_
$t_m = 1$ sec, Partial Discharge $< 5$ pC	1	202	
Input to Output Test Voltage, Method a	V <sub>PR</sub>	840	Vpeak
$V_{IORM} \ge 1.5 = V_{PR}$ , Type and Sample Test,			
$t_m = 60$ sec, Partial Discharge $< 5pC$			
Highest Allowable Over-voltage	V <sub>TR</sub>	4000	Vpeak
(Transient Over-voltage, $t_{TR} = 10$ sec)	CD.		
Safety-limiting values	6 10		
(Maximum value allowed in the event of a failure)	~		
Case Temperature	Ts	TBD	°C
Input Current	I <sub>S. INPUT</sub>	TBD	mA
Output Power	P <sub>S,OUTPUT</sub>	TBD	mW
Insulation Resistance at Ts, $V_{IO} = 500V$	Rs	>109	Ω

### **Absolute Maximum Ratings**

Parameter	Symbol	Min.	Max.	Units	
Storage Temperature	Ts	-55	125	°C	
Ambient Operating Temperature	T <sub>A</sub>	-40	85	°C	
Supply Voltages	$V_{DD1,2}$	0	6.5	V	
Input Voltage	$V_{I}$	-0.5	$V_{DD1+0.5}$	V	
Output Voltage	Vo	-0.5	$V_{DD2+0.5}$	V	
Average Output Current	I <sub>O</sub>		25	mA	
ESD (Human Body Model)			2.0	KV	
Lead Solder Temperature	TBD				
Solder Reflow Temperature Profile		TBL	)		

## **Recommended Operating Conditions**

Parameter	Symbol	Min.	Max.	Units	Note
Operating Temperature	T <sub>A</sub>	-40	85	°C	
Supply Voltages	V <sub>DD1,2</sub>	3.0	5.5	V	1
Logic High Input Voltages	V <sub>IH</sub>	0.8+0.24V <sub>DD1</sub>	$V_{DD1}$	V	
Logic Low Input Voltage	V <sub>IL</sub>	0.0	0.8	V	
Input Signal Rise and Fall Times			1.0	ms	2
Ambient Magnetic Field			10	KGauss	3

Rev. PrC March 10, 2000

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781/329-4700 World Wide Web Site: http://www.analog.com Fax: 781/326-8703 © Analog Devices. Inc.. 1998



4

## **Electrical Specifications, 5V Operation**

 $4.5V \le V_{DD1}$ ,  $V_{DD2} \le 5.5V$ . Test conditions that are not specified can be anywhere within the recommended operating range. All typical specifications are at  $T_A = 25$  °C,  $V_{DD1} = V_{DD2} = +5V$ .

Parameter	Symbol	Min.	Tvp.	Max.	Units	Test Conditions	Fig.	Note
DC Specifications	0,112002		-310		01110		8	1,000
Input Supply Current	T		0.15	0.40	mA	V = 0 V  or  V	[	
	I DD1(Q)		0.15	0.40		$\mathbf{v}_{\mathrm{I}} = 0 \mathbf{v} \ 0 \mathbf{I} \ \mathbf{v}_{\mathrm{DD1}}$		
Output Supply Current	I <sub>DD2(Q)</sub>		0.15	0.25	mA	$V_{I} = 0V \text{ or } V_{DD1}$		
Input Supply Current (25 MBd)	I <sub>DD1(25)</sub>		3.9	4.6	mA	12.5 MHz logic signal freq.	1	
Output Supply Current (25 MBd)	I <sub>DD2(25)</sub>		1.4	1.7	mA	12.5 MHz logic signal freq.	2	
Input Supply Current (100 MBd)	I <sub>DD1(100)</sub>	10	15	18	mA	50 MHz logic signal freq., ADuM1100B only	1	
Output Supply Current (100 MBd)	I <sub>DD2(100)</sub>	1	5.2	6	mA	50 MHz logic signal freq., ADuM1100B only	2	
Input Current	I	-10	0.01	10	μΑ	$0 \leq V_{\rm IN} \leq V_{\rm DD1}$		
Logic High Output Voltage	V <sub>OH</sub>	4.4	5.0		V	$I_0 = -20 \ \mu A, \ V_I = V_{IH}$		
		4.0	4.6	11	200	$I_{O} = -4 \text{ mA}, V_{I} = V_{IH}$		
Logic Low Output Voltage	V <sub>OL</sub>	1	0.0	0.1	V	$I_O = 20 \ \mu A, \ V_I = V_{IL}$		
			0.04	0.1	V	$I_0 = 400 \ \mu A, \ V_I = V_{IL}$		
			0.4	0.8	V	$I_0 = 4 \text{ mA}, V_I = V_{II}$		
Switching Specifications								
For ADvM1100A								
For ADUMITIOA:	DW			40		C = 15 pE		4
Marine Data Data	PW	25		40		$C_L = 15 pr$ ,		4
Maximum Data Rate		25			МВа	CWOS signal levels		
FOF ADUMI100D:	DW		67	10		1	r	5
Maximum Data Data	F W	100	150	10	IIS MD-I	-		5
For ADuM1100A and ADu	M1100D.	100	150		MDu	J		
For ADUMITOOA and ADU		2	6	0		1	r	6
Logic Low Output	t <sub>PHL</sub>	3	0	9	ns			0
Propagation Dalay Time to		2	6	0		-		
Logic High Output	ι <sub>PLH</sub>	3	0	9	ns			
Pulse Width Distortion	PWD		1	2	ne	-		
tow -towy	1 100		1	2	115			
Propagation Delay Skew	t <sub>DGK1</sub>			3	ns			7
Propagation Delay Skew	tpska			2	ns	1		
(at constant temp. and supply voltages)	PSK2			_				
Output Rise Time (10-90%)	t <sub>R</sub>		2		ns	1		
Output Fall Time (90-10%)	t <sub>F</sub>		2		ns	1		
Common Mode Transient	CM <sub>H</sub>	25	35		kV/μS	$V_{\rm I} = V_{\rm DD1}, V_{\rm O} > 0.8 V_{\rm DD1}, V_{\rm CM}$		8
Immunity at Logic High	,				•	= 1000V, transient magnitude		
Output						= 800V		
Common Mode Transient	CM <sub>L</sub>	25	35		kV/μS	$V_{\rm I} = 0, V_{\rm O} < 0.8V,$		
Immunity at Logic Low						$V_{CM} = 1000V$ , transient		
Output						magnitude = 800V		
Input Dynamic Power	C <sub>PD1</sub>		60		pF			9
Dissipation Capacitance								
Output Dynamic Power	C <sub>PD2</sub>		20		pF			
Dissipation Capacitance								

Rev. PrC March 10, 2000

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781/329-4700 World Wide Web Site: http://www.analog.com Fax: 781/326-8703 © Analog Devices. Inc.. 1998



### ADuM1100A/ADuM1100B

## **Electrical Specifications, 3.3V Operation**

 $3.0V \le V_{DD1}$ ,  $V_{DD2} \le 3.6V$ . Test conditions that are not specified can be anywhere within the recommended operating range. All typical specifications are at  $T_A = 25$  °C,  $V_{DD1} = V_{DD2} = +3.3V$ .

Parameter	Symbol Min. Typ. Max. Units Test Conditions		Fig.	Note				
DC Specifications		-	<b>J 1</b> **				0	
Input Supply Current			0.10	0.26	mA	$V_{I} = 0V \text{ or } V_{DD1}$		
Output Supply Current			0.10	0.17	mA	$V_{\rm I} = 0$ V or $V_{\rm DD1}$		
Input Supply Current	I		26	30	mΔ	12.5 MHz logic signal freq	1	
(25 MBd)	1 DD1(25)		2.0	5.0	inter a	12.5 WHILE logic signal freq.	1	
Output Supply Current (25 MBd)	I <sub>DD2(25)</sub>		0.9	1.1	mA	12.5 MHz logic signal freq.	2	
Input Supply Current (100 MBd)	I <sub>DD1(100)</sub>	10	10	12	mA	50 MHz logic signal freq., ADuM1100B only	1	
Output Supply Current (100 MBd)	I <sub>DD2(100)</sub>	11	3.4	4.0	mA	50 MHz logic signal freq., ADuM1100B only	2	
Input Current	I	-10	0.01	10	μA	$0 \leq V_{\rm IN} \leq V_{\rm DD1}$		
Logic High Output Voltage	V <sub>OH</sub>	2.9	3.3		V	$I_O = -20 \ \mu A, \ V_I = V_{IH}$		
		2.6	3.0		100	$I_{O} = -4 \text{ mA}, V_{I} = V_{IH}$		
Logic Low Output Voltage	V <sub>OL</sub>	1	0.0	0.1	V	$I_{\rm O}=20\ \mu A,\ V_{\rm I}=V_{\rm IL}$		
			0.03	0.04	V	$I_{O}=400\ \mu A,\ V_{I}=V_{IL}$		
			0.3	0.4	V	$I_{O} = 4 \text{ mA}, V_{I} = V_{IL}$		
Switching Specifications								
For ADuM1100A:								
Minimum Pulse Width	PW			40	ns	$C_{\rm I} = 15 {\rm pF},$		4
Maximum Data Rate		25			MBd	CMOS signal levels		
For ADuM1100B:								
Minimum Pulse Width	PW		6.7	10	ns	]		5
Maximum Data Rate		100	150		MBd			
For ADuM1100A and ADu	M1100B:					4		
Propagation Delay Time to	t <sub>рні</sub>	5	8	11	ns	]		6
Logic Low Output	THE	-	-					-
Propagation Delay Time to	tын	5	8	11	ns			
Logic High Output	1 LII	-	-					
Pulse Width Distortion,	PWD		1	2	ns	1		
t <sub>PHL</sub> -t <sub>PLH</sub>								
Propagation Delay Skew	t <sub>PSK1</sub>			4	ns	1		7
Propagation Delay Skew	t <sub>PSK2</sub>			3	ns			
(at constant temp. and supply voltages)								
Output Rise Time (10-90%)	t <sub>R</sub>		2		ns	_		
Output Fall Time (90-10%)	t <sub>F</sub>		2		ns			
Common Mode Transient	$ CM_{\rm H} $	25	35		KV/µS	$V_{\rm I} = V_{\rm DD1},  V_{\rm O} > 0.8 V_{\rm DD1},  V_{\rm CM}$		8
Immunity at Logic High						= 1000V, transient magnitude		
Output						= 800V		
Common Mode Transient	$ CM_L $	25	35		KV/µS	$V_{\rm I} = 0, V_{\rm O} < 0.8V,$		
Immunity at Logic Low						$V_{CM} = 1000V$ , transient		
Output						magnitude = 800V		
Input Dynamic Power	$C_{PD1}$		40		pF			9
Dissipation Capacitance								
Output Dynamic Power	C <sub>PD2</sub>		13		pF			
Dissipation Capacitance								

Rev. PrC March 10, 2000

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of



#### **Package Characteristics**

Parameter	Symbol	Min.	Тур.	Max.	Units	<b>Test Conditions</b>	Note
Input-Output Momentary	V <sub>ISO</sub>	2500			V <sub>RMS</sub>	$RH \le 50\%$ , t = 1 min.,	10, 11
Withstand Voltage						$T_A = 25^{\circ}C$	
Resistance (Input-Output)	R <sub>I-O</sub>		10 <sup>12</sup>		Ω		10
Capacitance (Input-Output)	C <sub>I-O</sub>		2		pF	f = 1 MHz	
Input Capacitance	CI		4.0		pF		12
Input IC Junction-to-Case	$\theta_{jci}$		TBD		°C/W	Thermocouple located	
Thermal Resistance	, , , , , , , , , , , , , , , , , , ,			1		at center underside of	
Output IC Junction-to-Case	$\theta_{\rm jco}$		TBD	2	°C/W	package	
Thermal Resistance	-		10	1			
Package Power Dissipation	$P_{PD}$	10	10	TBD	mW		

#### Notes:

- 1.  $V_{DD1}$  and  $V_{DD2}$  must be kept within 1V of each other.
- 2. Output transitions are triggered based on input thresholds having 300 mV of hysteresis.
- 3. 10 KGauss of external magnetic field can be tolerated up to a frequency of 100KHz. Beyond 100 KHz, the maximum recommended magnetic field decreases by 20 dB/decade.
- 4. The minimum pulse width is the shortest pulsewidth at which the specified pulse width distortion is guaranteed.
- 5. The maximum data rate is the fastest data rate at which the specified pulse width distortion is guaranteed.
- 6. t<sub>PHL</sub> propagation delay is measured from the 50% level of the falling edge of the V<sub>I</sub> signal to the 50% level of the falling edge of the V<sub>O</sub> signal. t<sub>PLH</sub> propagation delay is measured from the 50% level of the rising edge of the V<sub>I</sub> signal to the 50% level of the rising edge of the V<sub>O</sub> signal.
- 7. t<sub>PSK1</sub> is the magnitude of the worst case difference in t<sub>PHL</sub> and/or t<sub>PLH</sub> that will be measured between units at any given temperature within the recommended operating conditions. t<sub>PSK2</sub> is the magnitude of the worst case difference in t<sub>PHL</sub> and/or t<sub>PLH</sub> that will be measured between units at any given temperature and any given supply voltage within the recommended operating conditions.
- 8.  $CM_H$  is the maximum common mode voltage slew rate that can be sustained while maintaining  $V_O > 0.8V_{DD2}$ .  $CM_L$  is the maximum common mode voltage slew rate than can be sustained while maintaining  $V_O < 0.8V$ . The common mode voltage slew rates apply to both rising and falling common mode voltage edges. The transient magnitude is the range over which the common mode is slewed.
- 9. The total unloaded supply current consumption (in  $\mu$ A) at a given frequency (f) is calculated as follows: (I<sub>DD1</sub>+I<sub>DD2</sub>) = C<sub>PD</sub> \* V<sub>DD</sub> \* f + I<sub>DD-idle</sub>, where f frequency in MHz.
- 10. Device considered a two-terminal device: pins 1, 2, 3, and 4 shorted together and pins 5, 6, 7, and 8 shorted together.
- 11. In accordance with UL1577, each ADuM1100 is proof testing by applying an insulation test voltage  $\geq$  3000 V<sub>rms</sub> for 1 second (leakage detection current limit, I<sub>1-0</sub>  $\leq$  5 µA).
- 12. Input capacitance is measured at pin 2 ( $V_I$ ).



Figure 1. Typical Input Supply Current vs. Logic Signal Frequency for 5V and 3.3V Operation.

Information furnished by Analog Devices is believed to be accurate and reliable. However,

no responsibility is assumed by Analog Devices for its use, nor for any infringements of

Rev. PrC March 10, 2000



Figure 2. Typical Output Supply Current vs. Logic Signal Frequency for 5V and 3.3V Operation.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781/329-4700 World Wide Web Site: http://www.analog.com Fax: 781/326-8703 © Analog Devices. Inc.. 1998



#### **Package Outline Drawing:**

8-Lead Small Outline (R-8)



## **Application Information**

**m** Isolation is a trademark of Analog Devices.