ANALOG DEVICES

High Efficiency Notebook Computer Power Supply Controller

Preliminary Technical Data

ADP3020

FEATURES

Wide Input Voltage Range: 5.5 V to 25 V High Conversion Efficiency > 96% Integrated Current Sense – No External Resistor Required Low Shutdown Current: < 8 μA (Typical) Dual Synchronous Buck Controllers with Selectable PWM/Power Saving Mode Operation Built-in Gate Drive Boost Circuit for Driving External N-channel MOSFETs Two Independently Programmable Output Voltages: Fixed 3.3 V or Adjustable (1.25 V to VIN–0.5 V) Fixed 5 V or Adjustable (1.25 V to VIN–0.5 V) Programmable PWM Frequency Integrated Linear Regulator Controller **GENERAL DESCRIPTION** The ADP3020 is a highly efficient dual synchrounous buck


switching regulator controller optimized for converting the battery or adapter input into the system supply voltages required in notebook computers. The ADP3020 uses a dual-mode PWM/Power Saving Mode architecture to maintian efficiency over a wide load range. The oscillator frequency can be programmed for 200 kHz, 300 kHz, or 400 kHz operation, or it can be synchronized to an external clock signal of up to 600 kHz. The ADP3020 provides accurate and reliable short circuit protection using an internal current sense circuit, which reduces cost and increases overall efficiency. Other protection features include programmable soft-start, UVLO, and integrated output undervoltage/overvoltage protection. The ADP3020 contains a linear regulator controller that is designed to drive an external P-channel MOSFET or PNP transistor. The linear regulator output is adjustable, and can be used to generate the auxiliary voltages required in many laptop designs.

APPLICATIONS

38-Lead TSSOP Package

Notebook Computers and PDAs Portable Instruments General Purpose DC-DC Converters

Extensive Circuit Protection Functions



FUNCTIONAL BLOCK DIAGRAM

REV. PrS 10/8/99

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

Preliminary specifications subject to change without notice.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781/329-4700 World Wide Web Site: http://www.analog.com Fax: 781/326-8703 © Analog Devices, Inc., 1999

ADP3020—SPECIFICATIONS¹ (@T_A = -40°C +85°C, VIN = 12 V, SS5=SS3=INTVCC, INTVCC Load=0 mA, REF Load=0 mA, MODE=0 V, SYNC=0 V, \overline{SD} = 5 V, unless otherwise noted.)

Parameter	Symbol	Conditions	Min	Тур	Max	Units
INTERNAL 5 V REGULATOR	INTVCC					
Input Voltage Range			5.5		25	V
5 V Voltage		$5.5 \text{ V} \le \text{VIN} \le 25 \text{ V}$	4.95	5.025	5.15	V
Line Regulation		$5.5 \text{ V} \le \text{VIN} \le 25 \text{ V}$		0.3		mV/V
Total Variation		Line, Temp	4.8		5.2	V
Switchover Voltage		AUXVCC from Low to High	4.65	4.75	4.85	V
Switchover Hysteresis		AUXVCC from High to Low	2.6	100	1.0	mV
Undervoltage Lockout Threshold Voltage		INTVCC Falling	3.6	3.8	4.2	V
Undervoltage Lockout				120		mV
Hysteresis						
REFERENCE						
Output Voltage ²	REF	$5.5 \text{ V} \le \text{VIN} \le 25 \text{ V}$	1.185	1.197	1.209	V
SUPPLY CURRENT	I _Q					
Shutdown Current		$\overline{SD} = 0 V$		8	15	μA
Standby Current		$\underline{SS3} = SS5 = \overline{SD2} = 0 V$		200	300	μA
		$\overline{SD} = 5 V$		1.0	1.0	
Quiescent Current (PWM Mode)		No Loads, $MODE = 5 V$ SS3 = SS5 = $\overline{SD2} = 5 V$		1.0	1.8	mA
(I wivi widde)		FB5 = FB3 = FB2 = 1.25 V,				
		ADJ/FX5 = ADJ/FX3 = 5 V				
Quiescent Current		No Loads, $MODE = 0 V$		0.7	1.0	mA
(Power Saving Mode)		$SS3 = SS5 = \overline{SD2} = 5 V$				
		FB5 = FB3 = FB2 = 1.25 V,				
		$ADJ/\overline{FX5} = ADJ/\overline{FX3} = 5 V$				
OSCILLATOR						
Frequency	f _{osc}	SYNC = AGND	180	200	220	kHz
		SYNC = REF SYNC = INTVCC	270 360	300 400	330 440	kHz kHz
SYNC Input			500	400	440	KIIZ
Frequency Range			230		600	kHz
Input Low Voltage ³		$t_{\rm F} \leq 200 \text{ ns}$			0.4	V
Input High Voltage ³		$t_{p} \leq 200 \text{ ns}$	4.6			V
Input Current		SYNC = REF		1.2		μA
POWER GOOD	PWRGD					
Output Voltage in Regulation		10 k Ω Pull-up to 5 V	4.8			V
Output Voltage out of Regulation		$10 \text{ k}\Omega$ Pull-up to 5 V			0.4	V
-		FB5 < 90% of Nominal				
		Output Value				<u>.</u>
PWRGD Trip Threshold		FB5 Rising	-6	-3	0	%
PWRGD Hysteresis CPOR Pull-up Current		FB5 Falling CPOR = 0 V	2	4 2.5	6	% μΑ
				2.2		μα
ERROR AMPLIFIER DC Gain				67		dB
	1					
Gain-Bandwidth Product	GBW			10		MHz

NOTES

¹ All limits at temperature extremes are guaranteed via correlation using standard Statistical Quality Control (SQC) methods.

² The reference's line-regulation error is insignificant. The reference can not be used for external load.

³ Guaranteed by design, not tested in production.

Specifications subject to change without notice.

Parameter	Symbol	Conditions	Min	Тур	Max	Units
MAIN SMPS CONTROLLERS						
Fixed 5 V Output Voltage	FB5					
PWM Mode		5.5 V \leq VIN \leq 25 V, ADJ/FX5 = 0 V	4.90	5.0	5.10	V
Power Saving Mode		5.5 V \leq VIN \leq 25 V, ADJ/FX5_= 0 V	4.95	5.05	5.15	V
Fixed 3.3 V Output Voltage	FB3	J				
PWM Mode		5.5 V \leq VIN \leq 25 V, ADJ/FX3 = 0 V	3.234	3.3	3.366	V
Power Saving Mode		5.5 V \leq VIN \leq 25 V, ADJ/FX3 = 0 V	3.267	3.33	3.399	V
Adjustable Output Voltage						
PWM Mode	EAN5, EAN3	5.5 V \leq VIN \leq 25 V, ADJ/FX5 = ADJ/FX3 = 5V	1.173	1.197	1.221	V
Power Saving Mode	FB5, FB3	$5.5 \text{ V} \le \text{VIN} \le 25 \text{ V},$	1.185	1.209	1.233	V
Output Voltage Adjustment Range Current Limit Threshold (PWM Mode)	FB5, FB3	$ADJ/\overline{FX5} = ADJ/\overline{FX3} = 5V$ $ADJ/\overline{FX5} = ADJ/\overline{FX3} = 5V$	1.25		VIN-0.5	V
CLSET5 = CLSET 3 = Floating		$5.5 \text{ V} \le \text{VIN} \le 25 \text{ V}, \text{ T}_{4} = 25^{\circ}\text{C}$	58	72	86	mV
CLSET5 = CLSET 3 = 0 V		$5.5 V \le VIN \le 25 V, T_{A} = 25^{\circ}C$	115	144	173	mV
Current Limit Threshold (Power Saving Mode)					-	
CLSET5 = CLSET 3 = Floating		5.5 V \leq VIN \leq 25 V, T _A =25°C		25		mV
CLSET5 = CLSET $3 = 0$ V		$5.5 \text{ V} \le \text{VIN} \le 25 \text{ V}, \text{ T}_{A} = 25^{\circ}\text{C}$		50		mV
Power Saving Mode Trip Threshold		CLSET5 = CLSET3= 0V, $T_A=25^{\circ}C$		28		mV
Soft Start Current		SS3 = SS5 = 3 V		4		μA
Soft-Start Turn-On Threshold	SS5, SS3		0.7	1.2	1.8	V
Feedback Input Leakage Current	I _{FB}	$ADJ/\overline{FX5} = ADJ/\overline{FX3} = 5 V,$ FB = 1.2 V			100	nA
Transition Time (DRVH/DRVL)						
Rise	t _R	$C_{LOAD} = 5000 \text{ pF}, 10\%-90\%$		40	70	ns
Fall	t _F	$C_{LOAD} = 5000 \text{ pF}, 90\%-10\%$		40	70	ns
Logic Input Low Voltage		MODE, SD, ADJ $3/5$	2.4		0.6V	V V
Logic Input High Voltage		MODE, SD, ADJ3/5	2.4			v
LINEAR REGULATOR CONTROLLER						
Feedback Threshold	$\frac{FB2}{FB2}$		1.18	1.20	1.22	V
SD2 Pull-up Current	SD2	$\overline{\text{SD2}} = 1.2 \text{ V}$	0.7	4	1.0	μA
SD2 Threshold		DBV2 = 2 V	0.7	1.2	1.8	V m A
Current Sinking Capability	DRV2	DRV2 = 2 V, FB2 = 1 V, $\overline{SD2} = 5 V$	20	40		mA
FB2 Input Leakage Current	I _{FB}	FB2 = 1.2 V		50		nA
POWER-FAIL COMPARATOR PFI Input Threshold		\overline{PFO} from High to Low	1.18	1.20	1.22	V
PFI Input Hysteresis			1.10	24	1.22	v mV
PFO High Voltage		10 k Ω Pull-up to 5 V	4.8	<i>2</i> 1		V
PFO Low Voltage		$10 \text{ k}\Omega$ Pull-up to 5 V	1		0.4	v

ADP3020 SPECIFICATIONS¹ (@T_A = -40°C +85°C, VIN = 12 V, SS5=SS3=INTVCC, INTVCC Load= 0 mA, REF Load=0 mA, MODE=0 V, SYNC=0 V, $\overline{SD} = 5$ V, unless otherwise noted.)

Parameter	Symbol	Conditions	Min	Тур	Max	Units
FAULT PROTECTION		W. I. D	115	100	105	0/
Output Overvoltage Trip Threshold		With Respect to Nominal Output	115	120	125	%
Output Undervoltage Lockout Threshold		With Respect to Nominal Output	75	80	85	%

NOTES

¹ All limits at temperature extremes are guaranteed via correlation using standard Statistical Quality Control (SQC) methods.

² The reference's line-regulation error is insignificant. The reference can not be used for external load.

³ Guaranteed by design, not tested in production.

Specifications subject to change without notice.

PRE-CHARA

Mnemonic Function CS5 Current Sense Input for top N-Channel MOSFET of the 5 V Buck Converter. Connect to the drain of the top N-Channel MOSFET. FB5 Feedback Input for the 5 V Buck Converter. Connect to the output sense point in fixed output mode. Connect to an external resistor divider in adjustable output mode. EAN5 Inverting Input of the Error Amplifier of the 5 V Buck Converter. Use for external loop compensation only in fixed output mode. In adjustable output mode, connect to an external resistor divider. EAO5 Error Amplifier Output for the 5 V Buck Converter. ADI/FX5 TTL Logic Input. When $ADJ/\overline{FX5} = 0$ V, fixed output mode, connect FB5 to the output sense point. When $ADI/\overline{FX5} = 5$ V, adjustable output mode, connect FB5 to the external resistor divider. SS5 Soft Start for the 5 V Buck Converter. Also used as an ON/OFF Pin. CLSET5 Current Limit Setting. A 1% resistor can be connected from AGND to CLSET5. A minimum current limit is obtained by leaving it unconnected. REF 1.2 V Bandgap Reference. Bypass it with a capacitor (1 nF typical) to AGND. REF can not be used directly with external load. AGND Analog Signal Ground. CLSET3 Current Limit Setting. A 1% resistor can be connected from AGND to CLSET3. A minimum current limit is obtained by leaving it unconnected. MODE TTL Logic Input. MODE = 5 V, Always in constant frequency PWM mode; MODE = 0 V, PWM mode at moderate and heavy loads, and Power Saving (PSV) Mode at light load. Oscillator Synchronization and Frequency Select. $f_{OSC} = 200$ kHz, when SYNC = 0 V; $f_{OSC} = 300$ kHz, SYNC if SYNC is tied to the REF Pin; $f_{OSC} = 400$ kHz, when SYNC = 5 V. Oscillator can be synchronized with an external source through the SYNC Pin. SS3 Soft Start for the 3.3 V Buck Converter. Also used as an ON/OFF Pin TTL Logic Input. When $ADJ/\overline{FX3} = 0$ V, fixed output mode, connect FB3 to the output sense point. When ADI/FX3 $ADJ/\overline{FX3} = 5 V$, adjustable output mode, connect FB3 to external resistor divider EAO3 Error Amplifier Output for the 3.3 V Buck Converter. EAN3 Error Amplifier Inverting Input of the 3.3 V Buck Converter. Use for external loop compensation only in fixed output mode. In adjustable output mode, connect to an external resistor divider. Feedback Input for the 3.3 V Buck Converter. Connect to output sense point in fixed output mode. FB3 Connect to an external resistor divider in adjustable output mode. CS3 Current Sense Input for top N-channel MOSFET of the 3.3 V Buck Converter. It should be connected to the drain of the N-channel MOSFET.

PIN FUNCTION DESCRIPTIONS

 19
 PFI
 The (-) Input of a comparator which can be used as a power fail detector. The positive input is connected to the 1.20 V reference. There is a 24 mV hysteresis for this comparator

 20
 PFO
 Open Drain Output. This pin will sink current when the PFI pin is lower than 1.20 V. Otherwise, PFO is floating.

21PWRGDPower Good Output. PWRGD goes low with no delay, whenever either the 5 V or 3.3 V, drops 7%
below its nominal value. When both the 5 V and 3.3 V outputs are within 3% of the nominal values,
PWRGD will be released after a time delay, determined by the timing capacitor on the CPOR pin.

22 CPOR Connect a capacitor between CPOR amd AGND to set the delay time for the PWRGD pin. A 2.5 μA pull-up current is used to charge the capacitor. A manual reset (MR) function can also be implemented by grounding this pin.

Pin

1

2

3

4

5

6 7

8

9

10

11

12

13

14

15 16

17

18

PIN FUNCTION DESCRIPTIONS (CONT)

Mnemonic	Function
SD2	ON/OFF for the Linear Regulator Controller.
FB2	Feedback for the Linear Regulator Controller.
DRV2	Open Collector Output for the Linear Regulator Controller.
BST3	Boost Capacitor Connection for High Side Gate Driver of the 3.3 V Buck Converter.
DRVH3	High Side Gate Driver for 3.3 V Buck Converter.
SW3	Switching Node (Inductor) Connection of the 3.3 V Buck Converter.
DRVL3	Low Side Gate Driver of 3.3 V Buck Converter.
VIN	Main Supply Input (5.5 V to 25 V).
INTVCC	Linear Regulator Bypass for the internal 5 V LDO. Bypass this pin with a 4.7 µF capacitor to AGND.
AUXVCC	Supply Switch Over. When AUXVCC > 4.75 V, and both of the switchers are in Power Saving mode, the
SD	internal 5 V LDO is turned off. The chip is powered by AUXVCC pin. There is a 2% hysteresis for this pin. Shutdown Control Input, active low. If $\overline{SD} = 0$ V, the chip is in shutdown with very low quiescent current. For automatic start-up, connect \overline{SD} to V _{IN} directly.
PGND	Power Ground.
DRVL5	Low Side Driver for 5 V Buck Converter.
SW5	Switching Node (Inductor) Connection for 5 V Buck Converter.
DRVH5	High Side Gate Driver for 5 V Buck Converter.
BST5	Boost Capacitor Connection for High Side Gate Driver of the 5 V Buck Converter.
	SD2FB2DRV2BST3DRVH3SW3DRVL3VININTVCCAUXVCCSDPGNDDRVL5SW5DRVH5

ABSOLUTE MAXIMUM RATINGS*

VIN to AGND	0.3 V to +27 V
AGND to PGND	
INTVCC	
BST5, BST3 to PGND	
BST5 to SW5	
BST3 to SW3	0.3 V to +6 V
CS5, CS3	
SW3, SW5 to PGND	
$\overline{\text{SD}}$	
DRVL5/3 to PGND0	0.3 V to (INTVCC+0.3 V)
DRVH5/3 to SW5/30	0.3 V to (INTVCC+0.3 V)
All Other Inputs and	
Outputs AGND -	-0.3 V to INTVCC +0.3 V
θ _{JA}	
Operating Ambient Temperature Ran	
Junction Temperature Range	-40° C to $+150^{\circ}$ C
Storage Temperature Range	-65° C to $+150^{\circ}$ C
Lead Temperature Range (Soldering	10 s)
NOTE:	
*This is a stress rating only: operation beyond t	these limits can cause the device to

This is a stress rating only; operation beyond these limits can cause the device to be permantently damaged.

ORDERING GUIDE

Model	Temperature Range	Package Option*
ADP3020ARU	-40°C to +85°C	38 TSSOP

*TSSOP = Thin Shrink Small Outline Package.

CAUTION -

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADP3020 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.

ESD SENSITIVE DEVICE

nnection for High Side Gate I	Driver of the 5 V Buck Conve	rter.
	PIN CONFIG	URATION
–0.3 V to +27 V		
±0.3 V	CS5 1 •	38 BST5
ND -0.3 V to +6 V	FB5 2	37 DRVH5
0.3 V to +32 V	EAN5 3	36 SW 5
0.3 V to +6 V	EA05 4	35 DRVL5
–0.3 V to +6 V	ADJ/FX5 5	34 PGND
GND –0.3 V to VIN	ss5 6	33 SD
0.3V to VIN +0.3V		22 1177700
ND –0.3 V to +27 V		31 INTVCC
O(INTVCC+0.3 V)	AGND 9 (Not to Se	w 🖃
O(INTVCC+0.3 V)	CLSET3 10	29 DRVL3
	MODE 11	28 SW 3
to INTVCC +0.3 V	SYNC 12	27 DRVH3
	SINC 12 SS3 13	26 BST3
$\dots -40^{\circ}$ C to $+85^{\circ}$ C		26 BS13 25 DRV2
40°C to +150°C	ADJ/FX3 14	23 DRV2 24 FB2
. –65°C to +150°C	EA03 15	24 FB2 23 SD2
	EAN3 16	
its can cause the device to	FB3 17	22 CPOR
tis can cause the device to	CS3 18	21 PWRGD
	PFI 19	20 PFO
	38-LEAD PLAS	TIC TSSOP




Figure 1. ADP3020 Block Diagram (Fixed Output Option)

THEORY OF OPERATION

The ADP3020 is a dual-mode, step-down, power supply controller for notebook computers or similar battery-powered applications. The device contains two synchronous step-down buck controllers and a linear regulator controller. The buck controllers in the ADP3020 have the ability to provide either fixed 3.3 V and 5 V outputs or independently adjustable (1.25 V to VIN–0.5 V outputs. High efficiency over a broad load range is achieved by using a proprietary dual-mode PWM/power-saving (PSV)mode architecture. Efficiency is further improved by deleting the external current sense resistor, which is the main contributor to loss during high current, low output voltage conditions.

Circuit Description

Dual-Mode Architecture

The ADP3020 contains two independent dual-mode, synchronous buck controllers. Traditional constant frequency PWM buck converters suffer from relatively low efficiency under light load conditions. In order to maintain high efficiency over a wide load range, the ADP3020 uses a proprietary dual-mode architecture. At moderate to heavy loads, the buck converter operates in the traditional Pulse-Width Modulation (PWM) mode. At light loads, PSV mode is used to increase system efficiency. A proprietary detection scheme is used for transition from one mode to the other. Output current is detected when going from PWM mode to PSV mode, and voltage information is used when changing from PSV mode to PWM mode.

When the high-side N-channel MOSFET is turned on, the current going through the N-channel MOSFET is measured as a voltage between CS and SW. If the peak current through the MOSFET is less than 20% of the current limit value set by CLSET, an internal counter that is based on the oscillator frequency will be started. If the current stays below this threshold for 16 PWM cycles, the buck converter will enter power-saving mode. The counter will automatically reset if the peak current is higher than 20% of the current limit value any time prior to when the counter reaches 16.

In PSV mode, the buck converter works like a window regulator. If the output voltage drops below the PWM mode nominal output voltage, the high-side MOSFET will be turned on. It will remain on until the output capacitors are charged up to 2% above the PWM mode nominal output voltage. The high-side MOSFET will then be latched off until the output capacitors are discharged to the lower threshold. The discharge rate is dependent on the output capacitor value and load current.

It is important to note that the current limit threshold when in PSV mode is approximately 1/4 of the current limit threshold when in PWM mode. If a large load is applied to the converter when in PSV mode,(for example, larger than the current limit in PSV mode) the output will continue to drop due to the lower current limit threshold of PWM mode. When the output voltage drops to 2% below the PWM mode nominal voltage, the converter will automatically return to PWM mode. Once in PWM mode, the current limit is quadrupled, and the output will be charged up to the nominal level, as long as the load does not exceed the higher PWM current limit.

PWM|**PSV** Operation (MODE)

Table 1 shows the summary of the operating modes of the synchronous buck controllers. The MODE pin determines whether or not the controllers remain in PWM mode under all load conditions. MODE can be driven by an external TTL logic signal. When MODE is pulled HIGH, PSV mode operation is disabled, and the system is always in constant frequency PWM mode. In order to enable PSV mode at light loads, the MODE pin needs to be pulled LOW.

Table 1.	PWM	Mode	and	PSV	Mode
----------	-----	------	-----	-----	------

Mode	Load Current	Operating Mode	Description
High	X	PWM	Constant-Frequency PWM
Low	Heavy	PWM	Constant-Frequency PWM
Low	Moderate	PWM	Constant-Frequency PWM
Low	Light	PSV	Variable-Frequency, Burst Mode

X = Don't Care

Forcing the ADP3020 to always remain in constant frequency PWM mode can be used to reduce interference, as this allows filtering of the fixed fundamental frequency and its harmonics. The operating frequency should be carefully chosen so that both the fundamental and harmonic frequencies are not within sensitive audio or IF bands. This is particularly important in noisesensitive applications such as multimedia systems, cellular phones, computers with built-in RF communications, and PDAs. If two or more switching regulators are used in a system, it is best to synchronize all the switching regulators to a single master regulator or an external clock signal.

Internal 5 V Supply (INTVCC)

An internal low dropout regulator (LDO) generates a 5 V supply (INTVCC) that powers all of the functional blocks within the IC. The total current rating of this LDO is 50 mA. However, this current is used for supplying gate-drive power, and it is not recommended that current be drawn from this pin for other purposes. Bypass INTVCC to AGND with a 4.7 μ F capacitor. A UVLO circuit is also included in the regulator. When INTVCC < 4.0 V, the two switching regulators and the linear regulator controller are shut down. The UVLO hysteresis voltage is about 150 mV. The internal LDO has a built-in fold-back current limit, so that it will be protected if a short circuit is applied to the 5 V output.

If AUXVCC is higher than 4.7 V, and both the 5 V and 3.3 V switching regulators are in PSV mode, an internal switch will connect INTVCC to AUXVCC, while simultaneously turning off the internal LDO. AUXVCC can be tied to either the 5 V switching regulator output or a separate 5 V voltage source. By doing this, the power loss across the internal LDO is eliminated, and the total efficiency in PSV mode is improved.

When AUXVCC = GND, this automatic power switchover feature will be disabled.

Internal Reference (REF)

The ADP3020 contains a precision 1.2 V bandgap reference. Bypass REF to AGND with a 1 nF ceramic capacitor. The reference is intended for internal use only. An external voltage buffer is needed if the reference is used for another purpose.

Boost High Side Gate Drive Supply (BST)

The gate drive voltage for the high-side N-channel MOSFETs is generated by a flying-capacitor boost circuit. The boost capacitor connected between BST and SW is charged from the INTVCC supply. Use only small-signal diodes for the boost circuit.

Synchronous Rectifier (DRVL)

Synchronous rectification is used to reduce conduction losses and to ensure proper start up of the boost gate driver circuit. Antishoot-through protection has been included to prevent cross conduction during switch transitions. The low side driver must be turned off before the high side driver is turned on. For typical N-channel MOSFETs, the dead time is about 50 ns. On the other edge, a dead time of about 50 ns is achieved by a internal delay circuit. The synchronous rectifier is turned off when the inductor current falls to zero when in discontinuous conduction (DCM) PWM modes and PSV mode. In Continuous Conduction (CCM) PWM mode, the inductor current never reaches zero, so the synchronous rectifier is turned off by the next clock cycle.

Oscillator Frequency and Synchronization (SYNC)

The SYNC pin controls the oscillator frequency. When SYNC = 0 V, f_{OSC} = 200 kHz ; when SYNC = REF, f_{OSC} = 300 kHz; when SYNC = 5 V, f_{OSC} = 400 kHz. 400 kHz operation will minimize external component size and cost while 200 kHz operation provides better efficiency and lower dropout. The SYNC pin can also be used to synchronize the oscillator with an external 5 V clock signal. A low to high transition on SYNC initiates a new cycle. Synchronization range is 230 kHz to 600 kHz.

Shutdown (\overline{SD})

Holding \overline{SD} low will put the ADP3020 into ultralow current (8 μ A) shutdown mode. \overline{SD} has a threshold of around 1 V. For automatic start-up, \overline{SD} can be tied directly to VIN.

Soft Start and Power-Up Sequencing (SS)

SS3 and SS5 are soft start pins for the two controllers. A $3 \mu A$ pull up current is used to charge an external soft start capacitor. Power-up sequencing can be easily done by choosing different

size external capacitors. When SS3/SS5 < 1.2 V, the two switching regulators are turned off. When 1.2 V < SS5/SS3 < 2.6 V, the regulators start working in soft start mode. When SS3/SS5 > 2.6 V, the regulators are in normal operating mode. The controllers are forced to stay in PWM mode during the soft-start period. The minimum soft start time (~20 μ s) is set by an internal capacitor. Table 2 shows the ADP3020 operating modes.

Current Limiting (CLSET)

Cycle-by-cycle current limiting scheme is used by monitoring current through the top N-channel MOSFET when it is turned on. By measuring the voltage drop across the high-side MOSFET $V_{DS(ON)}$, the external sense resistor can be deleted. The current limit value can be set by CLSET. When CLSET = Floating, the maximum $V_{DS(ON)} = 72$ mV at room temperature; when CLSET = 0 V, the maximum $V_{DS(ON)} = 194$ mV at room temperature. An external resistor can be connected between CLSET and AGND to choose a value between 72 mV and 144 mV. The temperature coefficient of $R_{DS(ON)}$ of the N-channel MOSFET is canceled by the internal current limit circuitry, so that an accurate current limit value can be obtained over a wide temperature range. In PSV mode, the current limit value is reduced to about 1/3 of the value in PWM mode, to reduce the interference noise to other components on the PC board.

Output Undervoltage Protection

Each switching controller has an undervoltage protection circuit. When the inductor current reaches the current limit continuously for eight clock cycles, and the output voltage is below 20% of the nominal output voltage, both controllers will be latched OFF and will not restart until $\overline{\text{SD}}$ or SS3/SS5 is toggled, or until VIN is cycled below 4 V. This feature is disabled during soft start.

Output Overvoltage Protection

Both converter outputs are monitored continuously for overvoltage. If either output voltage is higher than the nominal output voltage by more than 20%, both converter's high side gate drivers (DRVH5/3) will be latched off, and the low side gate drivers will be latched high, and will not restart until \overline{SD} or SS5/SS3 is toggled, or until VIN is cycled below 4 V. The low side gate driver (DRVL) is kept high when the controller is in off-state and the output voltage is less than 50% of the nominal output voltage. Discharging the output capacitors through the main inductor and low side N-channel MOSFET will cause the output to ring. This will make the output momentarily go below GND. To prevent damage to the circuit, use a reverse-biased

Table 2. ADP3020 Operating Modes	Table 2.	ADP3020	Operating	Modes
----------------------------------	----------	---------	-----------	-------

$\overline{\mathrm{SD}}$	SS5	SS3	Mode	Description
Low High High High High High	X SS5 < 1.2 V 1.2 V <ss5<2.6 v<br="">2.6 V < SS5 X X</ss5<2.6>	X SS3<1.2 V X 1.2 V <ss3<2.6 v<br="">2.6V < SS3</ss3<2.6>	Shutdown Standby Run Run Run Run	All circuits turned off; $I_Q \sim 8 \mu A$ 5 V & 3.3 V off; INTVCC = 5 V, REF=1.2 V, I_Q =180 μA 5 V in Soft Start 5 V in normal operation 3.3 V in Soft Start 3.3 V in normal operation

1 A Schottky diode across the output capacitors to clamp the negative surge.

Power Good Output (PWRGD)

The ADP3020 also provides a PWRGD signal for the microprocessor. During start-up, the PWRGD pin is held low until both 5 V and 3.3 V outputs are within -3% of their preset voltages. Then, after a time delay determined by an external timing capacitor connected from CPOR to GND, PWRGD will be actively pulled up to INTVCC by an external pull-up resistor. CPOR can also be used as a manual reset (MR) function. When any one of the two outputs is lower than the preset voltage by more than -7%, PWRGD is immediately pulled low.

Linear Regulator Controller

The ADP3020 includes an onboard linear regulator controller. An external PNP transistor can be used for operation up to 1 A. For higher output current applications, a low threshold PMOS can be used as the pass transistor. The output voltage can be set by a resistor divider. The minimum output voltage of the LDO is 1.25 V, while the maximum output voltage depends on where the LDO input is connected and the dropout voltage of the external pass transistor.

Output Voltage Adjustment

Fixed output voltages (5 V and 3.3 V) are selected when ADJ/ $\overline{FX5} = ADJ/\overline{FX3} = 0$ V. The output voltage of each controller can also be set by an external feedback resistor network when $ADJ/\overline{FX5} = ADJ/\overline{FX3} = 5$ V as shown in Figure 2. There should be two external feedback resistor dividers for each controller, one for the voltage feedback loop, and one for output voltage monitor. Both resistor dividers need to be identical. The minimum output voltage is 1.25 V. The maximum output voltage is limited only by the minimum supply voltage. Remote output voltage sensing can be done for both fixed and adjustable output voltage modes.

The output voltage can be calculated using the following formula:

$$V_{OUT} = REF \times \left(1 + \frac{R1}{R2}\right) \tag{1}$$

where REF = 1.2 V, and R1/R2 = R3/R4.




Figure 2. Adjustable Output Mode

APPLICATION INFORMATION

A typical notebook PC application circuit using the ADP3020 is shown in Figure 3. Although the component values given in Figure 2 are based on a 5 V@ 4 A / 3.3 V @ 4 A / 2.5 V@ 1.5 A design, the ADP3020 is capable of handling output currents anywhere from <1 A to over 10 A. Throughout this section, design examples and component values will be given for three different power levels. For simplicity, these levels will be referred to as low power, basic, and extended power. Table 3 shows the input/output specifications for these three levels.

Table 3.	Typical	Power	Level	Examples
----------	---------	-------	-------	----------

	Low Power	Basic	Extended Power	
Input Voltage Range	5.5 V to 25 V	5.5 V to 25 V	5.5 V to 25 V	
Switching Output 1	3.3 V/2 A	3.3 V/4 A	3.3 V/10 A	
Switching Output 2	5V/2 A	5 V/4 A	5 V/10 A	
Linear Output	2.5 V/1 A	2.5 V/1.5 A	2.5 V/2 A	

Input Voltage Range

The input voltage range of the ADP3020 is 5.5 V to 25 V. This converter design is optimized to deliver the best performance within a 7.5 V to 18 V range, which is the nominal voltage for 3 to 4 cell Li-Ion battery stacks. Voltage above 18 V may occur under light loads and when the system is powered from an AC adapter with no battery installed.

Maximum Output Current and MOSFET Selection

The maximum output current for each switching regulator is limited by sensing the voltage drop between the drain and source of the high-side MOSFET when it is turned on. A current sense comparator senses voltage drop between CS5 and SW5 for the 5 V converter and between CS3 and SW3 for the 3.3 V converter. The sense comparator threshold is 72 mV when the programming pin CLSET is floating, and is 144 mV




Figure 3. 45 W , Triple Output DC-DC Converter

when CLSET is connected to ground. Current limiting is based on sensing the peak current. Peak current varies with input voltage and depends on the inductor value. The higher the ripple current or input voltage, the lower the converter maximum output current at the set current sense amplifier threshold. The relation between peak and DC output current is given by:

$$I_{PEAK} = I_{OUT} + V_{OUT} \times \left(\frac{V_{IN}(MAX) - V_{OUT}}{2 \times f \times L \times V_{IN}(MAX)}\right)$$
(2)

At a given current comparator threshold $V_{\rm TH}$ and MOSFET $R_{\rm DS(ON)}$, the maximum inductor peak current is:

$$I_{PEAK} = \frac{V_{TH}}{R_{DS(ON)}}$$
(3)

Rearranging equation 2 to solve for $I_{OUT(MAX)}$ gives:

$$I_{OUT(MAX)} = \frac{V_{TH}}{R_{DS(ON)}} - V_{OUT} \times \left(\frac{V_{IN(MAX)} - V_{OUT}}{2 \times f \times L \times V_{IN(MAX)}}\right)$$
(4)

Normally, V_{TH} should be set to its maximum value of 140 mV. For example, in the circuit of Figure 3, an Si4410, which has an $R_{DS(ON)}$ of 13.5 m Ω would have a maximum peak current limit of around 10 A. Due to the positive temperature coefficient of the MOSFET $R_{DS(ON)}$, actual peak current for this circuit would be close to 6 A. A less efficient way to get maximum power from the converter is to design the inductor with a larger inductance, (i.e., a lower ripple current). This helps reduce the peak-to-DC current ratio and increases maximum converter output, but may also increase the inductor value and its size. It is important to remember that this current limit circuit is designed to protect against high current or short circuit conditions only. This will protect the IC and MOSFETs long enough to allow the output undervoltage protection circuitry to latch off the supply.

Nominal Inductor Value

The inductor design is based on the assumption that the inductor ripple current is 30% of the maximum output DC current at nominal 12 V input voltage. The inductor ripple current and inductance value are not critical, but this choice is quite important in analyzing the trade-offs between cost, size, efficiency and volume. The higher the ripple current, the lower the inductor size and volume. However, this will lead to higher AC losses in the windings. Conversely, a higher inductor value means lower ripple current and smaller output filter capacitors, but transient response will be slower.

The design of the inductor should be based on the maximum output current plus 15% (1/2 of the 30% ripple allowance) at the nominal input voltage:

$$L \ge 3 \times \left(V_{IN(NOM)} - V_{OUT} \right) \times \frac{V_{OUT}}{V_{IN(NOM)} \times I_{OUT} \times f}$$
(5)

Optimum standard inductor values for the three power levels are shown in Table 4.

Table 4. Standard Inductor Values

Freq.	3.3V/2A	3.3V/4A	3.3V/10A	5V/2A	5V/4A	5V/10A
200 kHz	20 µH	8.2 μH	3.3 µH	22 µH	10 µH	4.7 μH
300 kHz	12 µH	6.8 µH	2.2 μH	15 µH	8.2 µH	3.3 µH
400 kHz	10 µH	4.7 μH	1.5 µH	10 µH	6.8 µH	2.2 μH

Inductor Selection

Once the value for the inductor is known, there are two ways to proceed; either to design the inductor in house or to buy the closest inductor that meets the overall design goals.

Standard Inductors

Buying a standard inductor will provide the fastest, easiest solution. There are many companies offering suitable power inductor solutions. A list of power inductor manufacturers is given in Table 5.

DESIGNING THE INDUCTOR IN HOUSE

Core Material Concerns

There are several good choices for low core loss materials at high frequency, Two examples are distributed gap Kool Mu powdered cores from Magnetics and soft ferrite cores, material 3F3, 3F4, 3D3 or 4C4, from Philips. To minimize the AC core loss,

COILCRAFT	COILTRONICS	Murata Electronic & North America Inc.	
Phone:847/639-6400	Phone: 561/241-7876	Phone: 770/319-51520	
Fax: 847/639-1469	Fax: 561/241-9339	Fax: 770/436-3030	
Web: www.coilcraft.com	Web: www.coiltronics.com	Web: www.murata.com	
SMT Power Inductors,	SMT Power Inductors,	SMT Power Inductors,	
Series 1608, 3308, 3316, 5022, 5022HC,	Series UNI-PAC2, UNI-PAC3 and UNI-PAC4,	Series LQT2535	
DO3340, low cost solution	low cost solution	best for low EMI/RFI	
SMT Shielded Power Inductors,	SMT Power Inductors,		
Series DS5022, DS3316, DT3316,	Series, ECONO-PAC, VERSA-PAC,		
best for low EMI/RFI	best for low profile or flexible design.		
Power Inductors & Chokes,	Power Inductors CTX Series,	Chip Inductors	
Series DC1012, PCV-0, PCV-1, PCV-2,	low EMI/RFI, low cost toroidal inductors	LQN6C, LQS66C	
PCH-27, PCH-45, low cost	but not miniature.		

Table 5. Recommended Inductor Manufacturers

especially when the inductor value is relatively low and ripple current is high, the use of low frequency powdered iron cores and low frequency ferrite cores (specified for frequency up to 100 kHz) should be avoided. Actual core loss is directly proportional to the applied input voltage and inversely proportional to the number of turns. The ripple current is a key factor for optimization of the converter design and determines core losses to a large extent. Selecting a high ripple current means a relatively low inductor value. This, for a given core size, reflects a lower number of turns and higher core loss.

Core Geometry

There are two main categories of ferromagnetic cores that could be used in this type of application. Open magnetic loop types such as beads, beads on leads, rods, slugs provide the lowest cost, but do not have focused magnetic fields in the core. The radiated EMI distributed around the magnetic field may create problems with noise interference in electronic circuits surrounding the choke. Other types are cores with closed magnetic paths, such as pot cores, PQ, U and E cores, toroids, etc. The cost of these cores is higher, but EMI and RFI performance is better. A good compromise between price and performance are cores with a toroidal shape, mostly used in through hole printing board designs. A very cost-effective solution based not on closed loop core, but on good shielded open loop core, are surface mount power inductors, DO, DT and DS Series from Coilcraft.

The Design

The details of designing the power inductor are covered in many reference texts, and will not be covered here. Examples of software and reference books that can be used for quick design of the power inductor are given below:

- Software - Magnetic Designer from Intusoft,

www.intusoft.com

- "Designing Magnetic Components for High Frequency DC-DC Converters", McLyman, Kg Magnetics Inc., ISBN 1-883107-00-08 (for advanced users)

- "Power Supply Cookbook", Marty Brown, EDN Series for Design Engineers, ISBN 0-7506-9442-4 (for beginners and intermediate users)

CIN and COUT Selection

In continuous conduction mode, the source current of the upper MOSFET is approximately a square wave of duty cycle

Maximum Output Current	2 A	4 A	10 A	
Input Capacitors	TOKIN Multilayer Cermaic Caps, 22 μF/25 V P/N: C55Y5U1E226Z TAIYO YUDEN INC.	TOKIN Multilayer Ceramic Caps, 2 x 22 µF/25 V P/N: C55Y5U1E226Z TAIYO YUDEN INC.	TOKIN Multilayer Ceramic Caps, 2 x 22 μF/25 V P/N: C55Y5U1E226Z VISHEY Ceramic Caps, Z5U Series, 2 x 15 μF/25 V	
	Ceramic Caps, Y5V Series 10 μF/25 V P/N: TMK432BJ106KM	Ceramic Caps, Y5V Series 2 x10 μF/25 V P/N: TMK432BJ106KM	250 Series, 2 x 15 µr/25 v	
Output Capacitors +3.3 V Output	SANYO POSCAP TPC Series, 68 µF/10 V	SANYO POSCAP TPC Series, 2 x 68 μF/10 V	SANYO POSCAP TPB Series, 2 x 220 µF/4.0 V	
Output Capacitors +5 V Output	SANYO POSCAP TPC Series, 68 µF/10 V	SANYO POSCAP TPC Series, 2 x 68 μF/10 V	SANYO POSCAP TPB Series, 2 x 330 μF/6.3 V	

 V_{OUT}/V_{IN} . To prevent large voltage transients, a low ESR input capacitor sized for the maximum RMS current must be used. The maximum RMS capacitor current is given by:

$$I_{RMS} \approx \sqrt{V_{OUT} \times \left(V_{IN} - V_{OUT}\right)} \times \frac{I_{MAX}}{V_{IN}} \tag{6}$$

This formula has a maximum at $V_{IN} = 2 \times V_{OUT}$, where $I_{RMS} = I_{OUT}/2$. Note that the capacitor manufacturer's ripple current ratings are often based on only 2000 hours of life. This makes it advisable to further derate the capacitor, or to choose a capacitor rated at a higher temperature than required. Several capacitors may also be paralleled to meet size or height requirements in the design. If electrolytic or tantalum capacitors are used, an additional 0.1 - 1 μ F ceramic bypass capacitor should be placed in parallel with C_{IN} .

The selection of C_{OUT} is driven by the required effective series resistance (ESR) and the desired output ripple. A good rule of thumb is to limit the ripple voltage to 1% of the nominal output voltage. It is assumed that the total ripple is caused by two factors: 25% comes from the C_{OUT} bulk capacitance value, and 75% comes from the capacitor ESR. The value of C_{OUT} can be determined by:

$$C_{OUT} = \frac{I_{RIPPLE}}{2 \times f \times V_{RIPPLE}}$$
(7)

where $I_{RIPPLE} = 0.3 \times I_{OUT}$ and $V_{RIPPLE} = 0.01 \times V_{OUT}$. The maximum acceptable ESR of C_{OUT} can then be found using:

$$C_{OUT}ESR > 0.75 \times \frac{V_{RIPPLE}}{I_{RIPPLE}}$$
(8)

Manufacturers such as Vishay, AVX, Elna, WIMA and Sanyo provide good high performance capacitors. Sanyo's OS-CON semiconductor dielectric capacitors have lower ESR for a given size, at a somewhat higher price. Choosing sufficient capacitors to meet the ESR requirement for C_{OUT} will normally exceed the amount of capacitance needed to meet the ripple current requirement.

In surface-mount applications, multiple capacitors may have to be paralleled to meet the capacitance, ESR, or RMS current handling requirements. Aluminum electrolytic and dry tantalum capacitors are available in surface-mount configurations. In the case of tantalum, it is critical that capacitors are surge tested for use in switching power supplies. Recommendations for output capacitors are shown in Table 6.

Power MOSFET Selection

N-channel power MOSFETs must be selected for use with the ADP3020 for both the main and synchronous switch. The main selection parameters for the power MOSFETs are the threshold voltage ($V_{GS(TH)}$) and ON-resistance ($R_{DS(ON)}$). An internal LDO generates a 5 V supply that is boosted above the input voltage using a bootstrap circuit. This floating 5 V supply is used for the upper MOSFET gate drive. Logic-level threshold MOSFETs must be used for both the main and synchronous switches.

Maximum output current (I_{MAX}) determines the $R_{DS(ON)}$ requirement for the two power MOSFETs. When the ADP3020 is operating in continuous mode, the simplifying assumption can be made that one of the two MOSFETs is always conducting

the load current. The duty cycles for the MOSFETs are given by:

$$Upper MOSFET Duty Cycle = \frac{V_{OUT}}{V_{IN}}$$
(9)

Lower MOSFET Duty Cycle =
$$\frac{V_{IN} - V_{OUT}}{V_{IN}}$$
 (10)

From the duty cycle, the required minimum $R_{DS(ON)}$ for each MOSFET can be derived by the following equations: Upper MOSFET:

 $R_{DS(ON)}(Upper) = \frac{V_{IN} \times P_D}{V_{OUT} \times I_{MAX}^2 \times (1+T_n)}$ (11)

Lower MOSFET:

$$R_{DS(ON)}(Lower) = \frac{V_{IN} \times P_D}{\left(V_{IN} - V_{OUT}\right) \times I_{MAX}^2 \times \left(1 + T_n\right)}$$
(12)

where P_D is the allowable power dissipation and T_n is the temperature dependency of $R_{DS(ON)}$. P_D will be determined by efficiency and/or thermal requirements (see Efficiency). $(1+T_n)$ is generally given for a MOSFET in the form of a normalized $R_{DS(ON)}$ vs. temperature curve, but $T_n = 0.007/^{\circ}C$ can be used as an approximation for low voltage MOSFETs.

Maximum MOSFET power dissipation occurs at maximum output current, and can be calculated as follows:

Upper MOSFET:

$$P_D(Upper) = V_{OUT} \times I_{MAX}^2 \times R_{DS(ON)} \times \sqrt{\frac{1 + T_n}{V_{IN}}}$$
(13)

Lower MOSFET:

$$P_D(Lower) = (V_{IN} - V_{OUT}) \times I_{MAX}^2 \times R_{DS(ON)} \times \sqrt{\frac{1 + T_n}{V_{IN}}}$$
(14)

The Schottky diode, D1 shown in Figure 3, conducts only during dead time between conduction of the two power MOSFETs. D1's purpose is to prevent the body-diode of the lower N-channel MOSFET from turning on and storing charge during the dead time, which could cost as much as 1% in efficiency. D1 should be selected for forward voltage of less than 0.5 V when conducting I_{MAX} . Recommended transistors for upper and lower MOSFET's are given in Table 7.

Table 7. Recommended MOSFETs

Maximum Output	2 A	4 A	10 A
Vishay/ Siliconix	Si4412DY, 28 mΩ	Si4410DY, 13.5 mΩ	Si4874DY 7.5 mΩ
International Rectifier	IRF7805 11 mΩ	IRF7811, 8.9 mΩ IRF7805, 11 mΩ	IRFBA3803, 5.5 mΩ IRF7809, 7.5 mΩ

Soft Start

The soft start time of each of switching regulator can be programmed by connection a soft start capacitor to the corresponding soft start pin (SS3 or SS5). The time it takes each regulator to ramp up to its full duty ratio depends proportionally on the values of the soft start capacitors. The charging current is 3 μ A $\pm 20\%$. The capacitor value to set a given soft start time t_{SS} is given by:

$$C_{SS} = 2.4 \,\mu A \times \frac{\left(t_{SS} + 20\,\mu s\right)}{2.6}$$
 (15)

Fixed or Adjustable Output Voltage

Each switching controller of the ADP3020 can be programmed to operate with a fixed or adjustable output voltage. As shown by the general application schematic in Figure 3, putting the ADP3020 into fixed mode gives a nominal output of 3.3 V and 5 V for the two switching buck converters. By using two identical resistor dividers per converter, any output voltage between 1.25 V and VIN–0.5V can be set. The center point of one divider is connected to feedback pin, FB, and the center point of the other identical divider is connected to EAN. It is important to use 1% resistors. A good value for the lower leg resistors is 10 k Ω , 1%, then the upper leg resistors for a given output voltage can be determined by:

$$R_{UPPER} = \frac{V_{OUT} - 1.2V}{0.12} (in \, k\Omega) \tag{16}$$

Table 8 shows the resistor values for the most common output voltages.

PWM Mode/Power Saving (PSV) Mode Operation

The mode of operation for both switching regulators can be preset using the MODE pin. When MODE is HIGH, or connected to INTVCC, both converters work only in PWM mode, regardless of output current. MODE connected to GND makes both converters operate in a dual PWM/PSV mode of operation. In dual mode, each converter has its own boundary output current when the converter switches from PSV mode to PWM mode and vice versa. There is an output current hysteresis for each mode transition to avoid improper operation.

There are several design recommendations regarding dual mode operation. The trip output current level for switching between PWM mode and PSV mode is a percentage of the peak current sensed via the internal current sense comparator. However, the value of that current depends on the $R_{DS(ON)}$ of the upper MOS-FET. For example, if the design uses an Si4420 versus an Si4410 power MOSFET (9 m Ω vs. 13.5 m Ω) the maximum output power of the converter and the mode trip output current will both be 50% higher.

Efficiency Enhancement

The efficiency of each switching regulator is inversely proportional to the losses during the switching conversion. The main factors to consider when attempting to maximize efficiency are:

 Resistive losses, which include the R_{DS(ON)} of upper and lower MOSFETs, trace resistances and output choke wire resistance.

These losses contribute a major part of the overall power loss in low voltage battery powered applications. However, trying to reduce these resistive losses by using multiple MOSFETs and thick traces may tend to lead to lower efficiency and higher price. This is due to the tradeoff between reduced resistive loss and increased gate drive loss that must be considered when optimizing efficiency.

2. Switching losses due to the limited time of switching transitions.

This occurs due to gate drive losses of both upper and lower MOSFET's, and switching node capacitive losses, as well as through hysteresis and eddy-current losses in power choke. Input and output capacitor ripple current losses should also be considered as switching losses. These losses are input voltage dependent and can be estimated as follows:

$$P_{SWLOSS} = 2.5 \times V_{IN}^{1.85} \times I_{MAX} \times C_{SN} \times f \qquad (17)$$

where C_{SN} is the overall capacitance of the switching node related to loss.

3. Supply current of the switching controller (independent of the input current redirected to supply the MOSFETs' gates).

This is a very small portion of the overall loss, but it does increase with input voltage.

Transient Response Considerations

ŀ

Both stability and regulator loop response can be checked by looking at the load transient response. Switching regulators take several cycles to respond to a step in output load current. When a load step occurs, output voltage shifts by an amount equal to the current step multiplied by the total ESR of the summed output capacitor array. Output overshoot or ringing during the recovery time (in both directions of the current step change) indicates a stability problem. The external feedback compensation components shown in Figure 2 should provide adequate compensation for most applications.

Feedback Loop Compensation

The ADP3020 uses Voltage Mode control to stabilize the switching controller outputs. Figure 4 shows the voltage mode control loop for one of the buck switching regulators. The internal reference voltage V_{REF} is applied to the positive input of the

V _{OUT}	1.2 V	1.3 V	1.5 V	1.8 V	2.0 V	2.5 V	3.0 V	3.3 V	5.0 V
R _{UPPER}	0.0 kΩ	825 Ω	2.49 kΩ	4.99 kΩ	$6.65 \mathrm{k}\Omega$	10.7 kΩ	15.0 kΩ	17.4 kΩ	31.6 kΩ
R _{LOWER}	10 kΩ	10 kΩ	10 kΩ	10 kΩ	10 kΩ	10 kΩ	10 kΩ	10 kΩ	10 kΩ

Table 8. Typical Feedback Resistor Values

internal error amplifier. The other input of the error amplifier is EAN, and is internally connected to the feedback sensing pin FB via an internal resistor. The error amplifier creates the closed loop voltage level for the pulse width modulator that drives the external power MOSFETs. The output LC filter smoothes the pulse width modulated input voltage to a DC output voltage.

The pulse width modulator transfer function is V_{OUT}/VEA_{OUT} , where VEA_{OUT} is the output voltage of the error amplifier. That function is dominated by the impedance of the output filter with its double pole resonance frequency (f_{LC}) and a single zero at output capacitor (f_{ESR}) and the DC gain of the modulator, equal to the input voltage divided by the peak ramp height (V_{RAMP}):

$$f_{LC} = \frac{1}{2\pi \times \sqrt{L_f \times C_{OUT}}}$$
(18)

$$f_{ESR} = \frac{1}{2\pi \times ESR \times C_{OUT}}$$
(19)

The compensation network consists of the internal error amplifier and two external impedance networks Z_{IN} and Z_{FB} . Once the application and the output filter capacitance and ESR are chosen, the specific component values of the external impedance networks Z_{IN} and Z_{FB} can be determined. There are two design criteria for achieving stable switching regulator behavior within the line and load range. One is the maximum bandwidth of the loop, which affects fast transient response, if needed, and the other is the minimal accepted by the design phase margin.

The phase margin is the difference between the closed loop phase and 180 degrees. Recommended phase margin is 35-45 degrees for most applications. When the input range is more than 3:1 and fast transient response is needed, narrower phase margins in the range of 20-30 degrees are acceptable.

The equations for calculating the compensation Poles and Zeros are:

$$f_{P1} = \frac{1}{2\pi \times R2 \times \frac{C1 \times C2}{C1 + C2}} \tag{20}$$

$$f_{P2} = \frac{1}{2\pi \times R3 \times C3} \tag{21}$$

$$f_{Z1} = \frac{1}{2\pi \times R2 \times C1} \tag{22}$$


$$f_{Z2} = \frac{1}{2\pi \times \left(R1 + R3\right) \times C3} \tag{23}$$

The value of the internal resistor R1 is 71 k Ω for the 3.3 V switching regulator, and 128 k Ω for the 5 V switching regulator.

Compensation Loop Design and Test Method

- 1. Choose the gain (R2/R1) for the desired bandwidth
- 2. Place f_{Z1} 20-30% below f_{LC}
- 3. Place f_{Z2} 20-30% above f_{LC}
- 4. Place $f_{\rm P1}$ at $f_{\rm ESR},$ check the output capacitor for worst case ESR tolerances

- 5. Place f_{P2} at 40-60% of oscillator frequency
- 6. Estimate phase margins in full frequency range (zero frequency to zero gain crossing frequency)
- 7. Apply the designed compensation and test the transient response under a moderate step load change (30-60%) and various input voltages. Monitor the output voltage via oscilloscope. The voltage overshoot or undershoot should be within 1-3% of the nominal output, without ringing and abnormal oscillation.





Layout Considerations

The following guidelines are recommended for optimal performance of a switching regulator in a portable PC system:

General Recommendations

- 1. For best results, a four-layer (minimum) PCB is recommended. This should allow the needed versatility for control circuitry interconnections with optimal placement, a signal ground plane, power planes for both power ground and the input power, and wide interconnection traces in the rest of the power delivery current paths. Each square unit of 1 ounce copper trace has a resistance of ~0.53 m Ω at room temperature.
- 2. Whenever high currents must be routed between PCB layers, vias should be used liberally to create several parallel current paths so that the resistance and inductance introduced by these current paths is minimized and the via current rating is not exceeded.
- 3. The power and ground planes should overlap each other as little as possible. It is generally easiest (although not necessary) to have the power and signal ground planes on the same PCB layer. The planes should be connected nearest to the first input capacitor where the input ground current flows from the converter back to the battery.
- 4. If critical signal lines (including the voltage and current sense lines of the ADP3020) must cross through power circuitry, it is best if a signal ground plane can be interposed between those signal lines and the traces of the power circuitry. This serves as a shield to minimize noise injection into the signals at the expense of making signal ground a bit noisier.

- 5. The PGND pin of the ADP3020 should connect first to a ceramic bypass capacitor on the VIN pin, and then into the power ground plane using the shortest possible trace. However, the power ground plane should not extend under other signal components, including the ADP3020 itself. If necessary, follow the preceding guideline to use the signal plane as a shield between the power ground plane and the signal circuitry.
- 6. The AGND pin of the ADP3020 should connect first to the timing capacitor (on the CT pin), and then into the signal ground plane. In cases where no signal ground plane can be used, short interconnections to other signal ground circuitry in the power converter should be used, the compensation capacitor being the next most critical.
- 7. The output capacitors of the power converter should be connected to the signal ground plan even though power current flows in the ground of these capacitors. For this reason, it is advised to avoid critical ground connections (e.g., the signal circuitry of the power converter) in the signal ground plane between the input and output capacitors. It is also advised to keep the planar interconnection path short (i.e., have input and output capacitors close together).
- The output capacitors should also be connected as closely as possible to the load (or connector) that receives the power. If the load is distributed, the capacitors also should be distributed, and generally in proportion to where the load tends to be more dynamic.
- 9. Absolutely avoid crossing any signal lines over the switching power path loop, described below.

Power Circuitry

- 10. The switching power path should be routed on the PCB to encompass the smallest possible area in order to minimize radiated switching noise energy (i.e., EMI). Failure to take proper precaution often results in EMI problems for the entire PC system as well as noise related operational problems in the power converter control circuitry. The switching power path is the loop formed by the current path through the input capacitors, the two FETs (and the power Schottky diode if used), including all interconnecting PCB traces and planes. The use of short and wide interconnection traces is especially critical in this path for two reasons: it minimizes the inductance in the switching loop, which can cause high-energy ringing, and it accommodates the high current demand with minimal voltage loss.
- 11. A power Schottky diode (1 ~ 2 A dc rating) placed from the lower FET's source (anode) to drain (cathode) will help to minimize switching power dissipation in the upper FET. In the absence of an effective Schottky diode, this dissipation occurs through the following sequence of switching events. The lower FET turns off in advance of the upper FET turning on (necessary to prevent cross-conduction). The circulating current in the power converter, no longer finding a path for current through the channel of the lower FET, draws current through the inherent body-drain diode of the FET. The upper FET turns on, and the reverse recovery characteristic of the lower FET's body-drain diode prevents the drain voltage from being pulled high quickly.

The upper FET then conducts very large current while it momentarily has a high voltage forced across it, which translates into added power dissipation in the upper FET. The Schottky diode minimizes this problem by carrying a majority of the circulating current when the lower FET is turned off, and by virtue of its essentially nonexistent reverse recovery time.

- 12. A small ferrite bead inductor placed in series with the drain of the lower FET can also help to reduce this previously described source of switching power loss.
- 13. Whenever a power-dissipating component (e.g., a power MOSFET) is soldered to a PCB, the liberal use of vias, both directly on the mounting pad and immediately surrounding it, is recommended. Two important reasons for this are: improved current rating through the vias (if it is a current path), and improved thermal performance, especially if the vias are extended to the opposite side of the PCB where a plane can more readily transfer the heat to the air.
- 14. The output power path, though not as critical as the switching power path, should also be routed to encompass a small area. The output power path is formed by the current path through the inductor, the output capacitors, and back to the input capacitors.
- 15. For best EMI containment, the power ground plane should extend fully under all the power components except the output capacitors. These are: the input capacitors, the power MOSFETs and Schottky diode, the inductor, and any snubbing elements that might be added to dampen ringing. Avoid extending the power ground under any other circuitry or signal lines, including the voltage and current sense lines.

Signal Circuitry

16. The CS and SW traces should be Kelvin connected to the upper MOSFET drain and source so that the additional voltage drop due to current flow on the PCB at the current sense comparator connections does not affect the sensed voltage. It is desirable to have the ADP3020 close to the output capacitor bank and not in the output power path, so that any voltage drop between the output capacitors and the AGND pin is minimized, and voltage regulation is not compromised.

OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).

38-Lead TSSOP Package

