ANALOG DEVICES

CMOS, Low Voltage, Serially Controlled, Octal SPST Switches

Preliminary Technical Data

FEATURES

ADG714 SPI/QSPI/Microwire Compatible Interface ADG715 I²C Compatible Interface +2.7 V to +5.5 V Single Supply +/-3 V Dual Supply Low On Resistance (2.5 Ω typ) Low On Resistance Flatness Low Leakage Octal SPST Power on Reset Fast Switching Times TTL/CMOS compatible

APPLICATIONS

Data Acquisition Systems Communication Systems Relay replacement Audio and Video Switching

FUNCTIONAL BLOCK DIAGRAMS

ADG714/ADG715



GENERAL DESCRIPTION

The ADG714/ADG715 are CMOS, octal SPST (single pole, single throw) switches controlled via either a two or three wire serial interface. On resistance is closely matched between switches and very flat over the full signal range. Each switch conducts equally well in both directions and the input signal range extends to the supplies. Data is written to these devices in the form of 8-bits, each bit corresponding to one channel.

The ADG714 utilizes a three wire serial interface that is compatible with SPITM, QSPITM and MICROWIRETM and DSP interface standards. The output of the shift register DOUT enables a number of these parts to be daisy chained.

The ADG715 utilizes a two wire serial interface that is compatible with the I^2C^{TM} interface standard. The ADG715 has four hard wired addresses, selectable from two external address pins (A0 and A1). This allows the 2 LSB's of the 7-bit slave address to be set by the user. A maximum of four of these devices maybe connected to the bus.

On power up of these devices, all switches are in the OFF condition, and the internal registers contain all zeros.

Low power consumption and operating supply range of +2.7V to +5.5V make this part ideal for many applications. These parts may also be supplied from a dual +/-3V supply. The ADG714 and ADG715 are available in a small 24-Lead TSSOP package.

PRODUCT HIGHLIGHTS

- 1. Three Wire Serial Interface.
- 2. Single/Dual Supply Operation. The ADG714 is fully specified and guaranteed with +3 V, +5 V and +/-3 V supply rails.
- 3. Low On Resistance, typically 2.5 Ω .
- 4. Low Leakage.
- 5. Power on Reset.
- 6. Small 24-Lead TSSOP package.

I²C is a trademark of Philips Corporation. SPI and QSPI are trademarks of Motorola, Inc. MICROWIRE is a trademark of National Semiconductor Corporation.

REV. PrC August '99

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781/329-4700 World Wide Web Site: http://www.analog.com Fax: 781/326-8703 Analog Devices, Inc., 1999

	B Vers	ion		
Parameter	+25°C	-40°C to +85°C	Units	Test Conditions/Comments
ANALOG SWITCH Analog Signal Range On-Resistance (R_{ON}) On-Resistance Match Between Channels (ΔR_{ON}) On-Resistance Flatness ($R_{FLAT(ON)}$)	2.5 4 0.75	0 V to V _{DD} 4.5 0.1 0.4 1.2	$V \\ \Omega typ \\ \Omega max \\ \Omega typ \\ \Omega max \\ \Omega typ \\ \Omega max $	$\begin{split} &V_S = 0 \ V \ to \ V_{DD}, \ I_S = 10 \ mA; \\ &Test \ Circuit \ 1; \\ &V_S = 0 \ V \ to \ V_{DD}, \ I_S = 10 \ mA; \\ &V_S = 0 \ V \ to \ V_{DD}, \ I_S = 10 \ mA; \end{split}$
LEAKAGE CURRENTS Source OFF Leakage I _S (OFF) Drain OFF Leakage I _D (OFF) Channel ON Leakage I _D (ON)	$\begin{array}{c} \pm 0.01 \\ \pm 0.1 \\ \pm 0.01 \\ \pm 0.1 \\ \pm 0.01 \\ \pm 0.01 \\ \pm 0.1 \end{array}$	±0.3 ±0.3 ±0.3	nA typ nA max nA typ nA max nA typ nA max	
DIGITAL INPUTS(SCLK,DIN, SYNC, A0, Input High Voltage, V _{INH} Input Low Voltage, V _{INL} Input Current, I _{INL} or I _{INH} C _{IN} , Digital Input Capacitance ²	A1) 0.005 3	2.4 0.8 ±0.1	V min V max μA typ μA max pF typ	$V_{IN} = V_{INL}$ or V_{INH}
DIGITAL OUTPUT ADG714 D _{OUT} ² DOUT Output High Voltage DOUT Output Low Voltage		V _{DD} 0.4	max max	
DIGITAL INPUTS (SCL, SDA) ² Input High Voltage, V _{INH} Input Low Voltage, V _{INL} I _{IN} , Input Leakage Current V _{HYST} , Input Hysteresis C _{IN} , Input Capacitance	TBD 0.05V _{DD} 3	$\begin{array}{c} 0.7 V_{DD} \\ V_{DD} + 0.3 \\ -0.3 \\ 0.3 V_{DD} \\ \pm 1 \end{array}$	V min Vmax V min V max µA typ µA max V min pF typ	$V_{IN} = 0V$ to V_{DD} .
LOGIC OUTPUT $(SDA)^2$ V _{OL} , Output Low Voltage		0.4 0.6	V max V max	$I_{SINK} = 3 mA$ $I_{SINK} = 6 mA$
DYNAMIC CHARACTERISTICS ² t _{ON} t _{OFF} Break-Before-Make Time Delay, t _D Charge Injection Off Isolation Channel to Channel Crosstalk -3 dB Bandwidth C _S (OFF) C _D (OFF) C _D , C _S (ON)	30 21 15 -60 -60 200 9 TBD TBD	TBD TBD 1	ns typ ns max ns typ ns max ns typ ns min pC typ dB typ dB typ MHz typ pF typ pF typ pF typ	$ \begin{array}{l} R_L = 300 \ \Omega, \ C_L = 35 \ pF; \\ V_S = 3 \ V, \ Test \ Circuit \ 5; \\ R_L = 300 \ \Omega, \ C_L = 35 \ pF; \\ V_S = 3 \ V, \ Test \ Circuit \ 5; \\ R_L = 300 \ \Omega, \ C_L = 35 \ pF \\ V_S = 3.5 \ V, \ Test \ Circuit \ 6 \\ V_S = 2 \ V, \ R_S = 0 \ \Omega, \ C_L = 1 \ nF; \ Test \ Circuit \ 8; \\ R_L = 50 \ \Omega, \ C_L = 5 \ pF, \ f = 10 \ MHz; \ Test \ Circuit \ 10; \\ R_L = 50 \ \Omega, \ C_L = 5 \ pF, \ Test \ Circuit \ 11; \\ \end{array} $
POWER REQUIREMENTS I _{DD}	10	TBD	μA typ μA max	V_{DD} = +5.5 V Digital Inputs = 0 V or 5.5 V

NOTES

¹Temperature range is as follows: B Version: -40°C to +85°C. ²Guaranteed by design, not subject to production test.

$\label{eq:preliminary} \begin{array}{l} \mbox{Preliminary Technical Data} \\ \mbox{SPECIFICATIONS}^{1}(V_{DD}=3V \pm 10\%, V_{SS}=0 \mbox{ V, GND}=0 \mbox{ V.}) \end{array}$

ADG714/ADG715

	B Ver	sion		
Donomotor			Unito	Test Conditions/Comments
Parameter	+25°C	to +85°C	Units	Test Conditions/Comments
ANALOG SWITCH				
Analog Signal Range		$0 V$ to V_{DD}	V	
On-Resistance (R _{ON})	4.5	5	Ω typ	$V_{\rm S} = 0$ V to $V_{\rm DD}$, $I_{\rm S} = 10$ mA;
		8	Ω max	Test Circuit 1;
On-Resistance Match Between				
Channels (ΔR_{ON})	0.1		Ω typ	$V_{\rm S} = 0$ V to $V_{\rm DD}$, Is = 10 mA;
Or Desistance Eleteration (D		0.4	Ω max	V OVATV I 10 mA
On-Resistance Flatness (R _{FLAT(ON)})		2.5	Ωtyp	$\mathbf{v}_{\mathrm{S}} = 0 \mathbf{v}$ to \mathbf{v}_{DD} , $\mathbf{I}_{\mathrm{S}} = 10 \mathrm{mA}$;
LEAKAGE CURRENTS				$V_{DD} = +3.3 \text{ V}$
Source OFF Leakage I _S (OFF)	±0.01		nA typ	$V_{\rm S} = 3 \text{ V}/1 \text{ V}, V_{\rm D} = 1 \text{ V}/3 \text{ V};$
	±0.1	± 0.3	nA max	Test Circuit 2;
Drain OFF Leakage I _D (OFF)	±0.01		nA typ	$V_{\rm S} = 1 \text{ V/3 V}, V_{\rm D} = 3 \text{ V/1 V};$
0	±0.1	± 0.3	nA max	Test Circuit 3;
Channel ON Leakage I _D (ON)	±0.01		nA typ	$V_{\rm S} = V_{\rm D} = +1 \text{ V or } +3 \text{ V};$
	±0.1	± 0.3	nA max	Test Circuit 4;
DIGITAL INPLITS (SCLK DIN SYNC A	Δ1)			
Input High Voltage VINII	,,	2.0	V min	
Input Low Voltage VINI		0.4	V max	
Input Current, Inst. or Inst.	0.005	0.1	uA typ	$V_{INI} = V_{INII}$ or V_{INIII}
input outfold, fille of fille		±0.1	uA max	
C _{IN} , Digital Input Capacitance ²	2		pF typ	
			I JI	
DIGITAL OUTPUT ADG/14 D _{OUT} ²				
DOUT Output High Voltage		V _{DD}	max	
DOUT Output Low voltage		0.4	max	
DIGITAL INPUTS (SCL, SDA) ²				
Input High Voltage, V _{INH}		$0.7V_{DD}$	V min	
		V _{DD} +0.3	Vmax	
Input Low Voltage, V _{INL}		-0.3	V min	
		$0.3 V_{DD}$	V max	
I _{IN} , Input Leakage Current	TBD		μA typ	$V_{\rm IN} = 0V$ to $V_{\rm DD}$.
	0.051	±1	μA max	
V _{HYST} , Input Hysteresis	$0.05V_{DD}$		V min	
C _{IN} , Input Capacitance	3		pF typ	
LOGIC OUTPUT (SDA) ²				
V _{OL} , Output Low Voltage		0.4	V max	$I_{SINK} = 3 \text{ mA}$
ParameterANALOG SWITCH Analog Signal Range On-Resistance (R_{ON})On-Resistance Match Between Channels (ΔR_{ON})On-Resistance Flatness ($R_{FLAT(ON)}$)LEAKAGE CURRENTS Source OFF Leakage I _D (OFF) Drain OFF Leakage I _D (OFF) Channel ON Leakage I _D (ON)DIGITAL INPUTS (SCLK, DIN, \overline{SYNC} , Input High Voltage, V _{INL} Input Current, I _{INL} or I _{INH} C _{IN} , Digital Input Capacitance ² DIGITAL OUTPUT ADG714 D _{OUT} ² DOUT Output Low VoltageDIGITAL INPUTS (SCL, SDA) ² Input High Voltage, V _{INH} Input Current, V _{INH} Input Low Voltage, V _{INL} Input Low Voltage, V _{INL} Input CapacitanceDOGIC OUTPUT (SDA) ² V _{OL} , Output Low VoltageDYNAMIC CHARACTERISTICS ² toN toFF Break-Before-Make Time Delay, t _D Charge Injection Off Isolation Channel to Channel Crosstalk -3 dB Bandwidth C _S (OFF) C _D (OFF) C _D (CS (ON)POWER REQUIREMENTS I _{DD}		0.6	V max	$I_{SINK} = 6 \text{ mA}$
DYNAMIC CHARACTERISTICS ²				
t _{ON}	32	TDD	ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$;
	0.0	IBD	ns max	$V_{\rm S} = 2 V$, lest Circuit 5;
t _{OFF}	23		ns typ	$R_L = 300 \Omega$, $C_L = 35 \text{ pF}$;
Brook Boforo Mako Timo Dolay t	•	IBD	ns max	$V_{\rm S} = 2 V$, 1 est Circuit 5; $P_{\rm s} = 300 O_{\rm s} C_{\rm s} = 35 \text{ pF}$
Dieak-Deloie-Make Time Delay, ID	0	1	ns min	$R_L = 500 \Omega_2$, $C_L = 55 \mu$ $V_c = 2 V$ Test Circuit 6
Charge Injection	5	1	nC typ	$V_{\rm S} = 1.5 \text{ V}$ R _s = 0.0 C _x = 1 nF Test Circuit 8:
Off Isolation	-60		dB typ	$R_{\rm r} = 50 {\rm O} {\rm C}_{\rm r} = 5 {\rm nF} {\rm f} = 10 {\rm MHz}$ Test Circuit 9:
Channel to Channel Crosstalk	-60		dB tvn	$R_{I} = 50 \Omega$, $C_{I} = 5 \text{ pF}$, $f = 10 \text{ MHz}$, Test Circuit 10.
-3 dB Bandwidth	200		MHz tvp	$R_{I} = 50 \Omega$, $C_{I} = 5 pF$. Test Circuit 11:
C _s (OFF)	9		pF typ	, r -, rost encart rr,
$C_{\rm D}$ (OFF)	TBD		pF typ	
$C_{\rm D}, C_{\rm S}$ (ON)	TBD		pF typ	
DOWED DECLIDEMENTS				V 22V
IDD	10		uA two	v _{DD} = +3.3 v Digital Inputs = 0 V or 3.3 V
- UD	10	TBD	μΑ τον	Σ_{15} main mputs – 0 v 01 5.5 v
	1		μπιπαλ	

NOTES

¹Temperature ranges are as follows: B Versions: -40°C to +85°C.

²Guaranteed by design, not subject to production test.

$\frac{DUG714}{ADG715} \frac{DUG1}{SUDP} \frac{1}{V_{DD}} = +3 V \pm 10\%, V_{SS} = -3 V \pm 10\%, GND = 0 V.)$

Preliminary Technical Data

	B Version			
Parameter	+25°C	-40°C to +85°C	Units	Test Conditions/Comments
ANALOG SWITCH Analog Signal Range On-Resistance (R_{ON}) On-Resistance Match Between Channels (ΔR_{ON}) On-Resistance Flatness ($R_{FLAT(ON)}$)	5 0.75	V _{SS} to V _{DD} TBD TBD	V Ω typ Ω max Ω typ Ω typ Ω max	
LEAKAGE CURRENTS Source OFF Leakage I _S (OFF) Drain OFF Leakage I _D (OFF) Channel ON Leakage I _D , I _S (ON)	$\begin{array}{c} \pm 0.01 \\ \pm 0.1 \\ \pm 0.01 \\ \pm 0.01 \\ \pm 0.01 \\ \pm 0.01 \\ \pm 0.1 \end{array}$	±0.3 ±0.3 ±0.3	nA typ nA max nA typ nA max nA typ nA max	V_{DD} = +2.75 V, V_{SS} = -2.75 V TBD Test Circuit 2; TBD Test Circuit 3; TBD Test Circuit 4;
DIGITAL INPUTS Input High Voltage, V _{INH} Input Low Voltage, V _{INL} Input Current I _{INL} or I _{INH} C _{IN} , Digital Input Capacitance	0.005	TBD 0.4 ±0.1	V min V max μA typ μA max pF typ	$V_{IN} = V_{INL}$ or V_{INH}
DOUT Output High Voltage DOUT Output Low Voltage	26	V _{DD} 0.4	max max	
DIGITAL INPUTS (SCL, SDA) ² Input High Voltage, V _{INH} Input Low Voltage, V _{INL} I _{IN} , Input Leakage Current V _{HYST} , Input Hysteresis C _{IN} , Input Capacitance	TBD 0.05V _{DD} 3	0.7V _{DD} V _{DD} +0.3 -0.3 0.3V _{DD} ±1	V min Vmax V min V max μA typ μA max V min pF typ	$V_{\rm IN}$ = 0V to $V_{\rm DD}$.
LOGIC OUTPUT $(SDA)^2$ V _{OL} , Output Low Voltage		0.4 0.6	V max V max	$I_{SINK} = 3 mA$ $I_{SINK} = 6 mA$
DYNAMIC CHARACTERISTICS ² t _{ON} t _{OFF} Break-Before-Make Time Delay, t _D Charge Injection Off Isolation Channel to Channel Crosstalk -3 dB Bandwidth C _S (OFF) C _D (OFF) C _D , C _S (ON)	32 23 8 5-60 -60 200 9 TBD TBD TBD	TBD TBD 1	ns typ ns max ns typ ns max ns typ ns min pC typ dB typ dB typ MHz typ pF typ pF typ pF typ	$\begin{array}{l} R_L = \ 300 \ \Omega, \ C_L = \ 35 \ pF; \\ V_S = \ 1.5 \ V, \ Test \ Circuit \ 5; \\ R_L = \ 300 \ \Omega, \ C_L = \ 35 \ pF; \\ V_S = \ 1.5 \ V, \ Test \ Circuit \ 5; \\ R_L = \ 300 \ \Omega, \ C_L = \ 35 \ pF \\ V_S = \ 1.5 \ V, \ Test \ Circuit \ 6 \\ V_S = \ 0 \ V, \ R_S = \ 0 \ \Omega, \ C_L = \ 1 \ nF, \ Test \ Circuit \ 8; \\ R_L = \ 50 \ \Omega, \ C_L = \ 5 \ pF, \ f = \ 10 \ MHz, \ Test \ Circuit \ 10; \\ R_L = \ 50 \ \Omega, \ C_L = \ 5 \ pF, \ Test \ Circuit \ 11; \end{array}$
POWER REQUIREMENTS I _{dd} I _{ss}	10 10	TBD TBD	μA typ μA max μA typ μA max	$V_{\rm DD}$ = +3.3 V, V_{SS} = -3.3 V Digital Inputs = 0 V or +3.3 V

NOTES

 $^{1}Temperature range is as follows: B Version: -40 ^{\circ}C to +85 ^{\circ}C.$

²Guaranteed by design, not subject to production test.

ADG714/ADG715

$\label{eq:ADG714TIMING CHARACTERISTICS^{1,2} (V_{DD} = +2.5 \ V \ to \ +5.5 \ V \ . \ All \ specifications \ -40^{\circ}C \ to \ +85^{\circ}Cunless \ otherwise \ noted)}$

Parameter	Limit at T _{MIN} , T _{MAX}	Units	Conditions/Comments
t ₁	33	ns min	SCLK Cycle time
t ₂	13	ns min	SCLK High Time
t ₃	13	ns min	SCLK Low Time
t ₄	0	ns min	SYNC to SCLK active edge setup time
t ₅	5	ns min	Data Setup Time
t ₆	4.5	ns min	Data Hold Time
t ₇	0	ns min	SCLK Falling edge to SYNC Rising edge
t ₈	33	ns min	Minimum SYNC high time
t9	20	ns min	SCLK rising edge to DOUT valid

NOTES

¹See Figure 1.

²All input signals are specified with tr =tf = 5ns (10% to 90% of V_{DD}) and timed from a voltage level of ($V_{IL} + V_{IH}$)/2.



Figure 1. 3-Wire Serial Interface Timing Diagram.

ADG714/ADG715

Preliminary Technical Data

$ADG715 TIMING CHARACTERISTICS^{1} (V_{DD} = +2.5 \text{ V to } +5.5 \text{ V} \text{ . All specifications } -40^{\circ}\text{C to } +85^{\circ}\text{Cunless otherwise noted})$

Parameter	Limit at T _{MIN} , T _{MAX}	Units	Conditions/Comments
FSCL	400	kHz max	SCL Clock Frequency
t ₁	2.5	µs min	SCL Cycle Time
t ₂	0.6	μs min	t _{HIGH} , SCL High Time
t ₃	1.3	μs min	t _{LOW} , SCL Low Time
t ₄	0.6	μs min	t _{HD, STA} , Start/Repeated Start Condition Hold Time
t ₅	100	ns min	t _{SU, DAT} , Data Setup Time
t_{6}^{2}	0.9	µs max	t _{HD, DAT} , Data Hold Time
	0	µs min	
t ₇	0.6	μs min	t _{SU, STA} , Setup Time for Repeated Start
t ₈	0.6	μs min	t _{SU, STO} , Stop Condition Setup Time
t9	1.3	μs min	t _{BUF} , Bus Free Time Between a STOP Condition and
			a Start Condition
t ₁₀	300	ns max	t _R , Rise Time of both SCL and SDA when receiving
	$20 + 0.1 C_b^3$	ns min	
t ₁₁	250	ns max	$t_{\rm F}$, Fall Time of SDA when receiving
t ₁₁	300	ns max	$t_{\rm F}$, Fall Time of both SCL and SDA when transmitting
	$20 + 0.1 C_b^3$	ns min	
C _b	400	pF max	Capacitive Load for Each Bus Line
t _{SP} ⁴	50	ns max	Pulse width of spike suppressed

NOTES

¹See Figure 2.

²A master device must provide a hold time of at least 300ns for the SDA signal (referred to the V_{IH} min of the SCL signal) in order to bridge the undefined region of SCL's falling edge.

 3C_b is the total capacitance of one bus line in pF. t_R and t_F measured between $0.3V_{\rm DD}$ and $0.7V_{\rm DD}.$ $^4Input filtering on both the SCL and SDA inputs suppress noise spikes which are less than 50ns.$



Figure 2. 2-Wire Serial Interface Timing Diagram.

ADG714/ADG715

ABSOLUTE MAXIMUM	RATINGS ¹	Package, Power Dissipation	mW
$(T_A = +25^{\circ}C \text{ unless otherwise noted})$		θ_{JA} Thermal Impedance	128°C/W
V_{DD} to V_{SS}	+7 V	θ_{JC} Thermal Impedance	42°C/W
V _{DD} to GND	–0.3 V to +7 V	Lead Temperature, Soldering	
V _{ss} to GND	+0.3 V to -7 V	Vapor Phase (60 sec)	+215°C
Analog Inputs ²	$V_{SS} = 0.3 \text{ V to } V_{DD} \pm 0.3 \text{ Vor}$	Infrared (15 sec)	+220°C
The second se	30 mA, Whichever Occurs First	ESD	2 kV
Digital Inputs ²	$-0.3V$ to V_{DD} +0.3 V or	NOTES	
Peak Current, S or D (Pulsed	30 mA, Whichever Occurs First 100mA at 1 ms 10% Duty Cycle max)	¹ Stresses above those listed under "Absolute Maximu damage to the device. This is a stress rating only and at these or any other conditions above those listed	Im Ratings" may cause permanent l functional operation of the device in the operational sections of this
Continuous Current, S or	D 30mA	extended periods may affect device reliability. Only	e maximum rating conditions for one absolute maximum rating may
Operating Temperature Ra	inge	be applied at any one time.	0.1
Industrial (B Version)	-40°C to +85°C	² Overvoltages at IN, S or D will be clamped by interna	l diodes. Current should be limited
Storage Temperature Rang	$-65^{\circ}C$ to $+150^{\circ}C$	to the maximum ratings given.	
Junction Temperature	$+150^{\circ}C$		

ORDERING GUIDE

Model	Temperature Range	Interface	Package Description	Package Option
ADG714BRU	-40 °C to +85 °C	SPI/QSPI/Microwire	TSSOP	RU-24
ADG715BRU	-40 °C to +85 °C	I ² C Compatible	TSSOP	RU-24

CAUTION -

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADG714/ADG715 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



PIN CONFIGURATION 24 lead TSSOP

	1					
SCLK	1	•	24 SYNC	SCL 1] •	24 A0
V _{DD}	2		23 RESET	V _{DD} 2		23 RESET
DIN	3		22 DOUT	SDA 3]	22 A1
GND	4		21 VSS	GND 4]	21 VSS
S1	5	ADG714	20 S8	S1 5	ADG715	20 S8
D1	6	TOP VIEW	19 D8	D1 6	TOP VIEW	19 D8
S2	7	(Not to Scale)	18 S7	S2 7		18 S7
D2	8		17 D7	D2 8		17 D7
S3	9		16 S6	S3 9		16 S6
D3	10		15 D6	D3 10]	15 D6
S4	11		14 S5	S4 11	1	14 S5
D4	12		13 D5	D4 12		13 D5

ADG714/ADG715

ADG714 PIN FUNCTION DESCRIPTION

Pin No.	Mnemonic	Description
1	SCLK	Serial Clock Input. Data is clocked into the input shift register on the falling edge of the serial clock input. These devices can accomodate serial input rates of up to
		30MHz.
2	V_{DD}	Positive Analog supply voltage.
3	DIN	Serial Data Input. Data is clocked into the 8-bit input register on the falling edge of the serial clock input.
4	GND	Ground reference
5,7,9,11, 14,16,18,20	SX	Source. May be an input or output
6,8,10,12,13 15,17,19	DX	Drain. May be an input or output.
21	V _{SS}	Negative analog supply voltage, for single supply operation this should be tied to GND.
22	DOUT	Serial Data Output. This allows a number a parts to be daisy chained. Data is
		clocked out of the input shift register on the rising edge of SCLK.
23	RESET	Active low control input that clears the input register and turns all switches to the
		OFF condition.
24	<u>SYNC</u>	Active Low Control Input. This is the frame synchronization signal for the input
		data. When SYNC goes low, it powers on the SCLK and DIN buffers and the input
		shift register is enabled. Data is transferred on the falling edges of the following 8
		clocks. Taking SYNC high, updates the switches.

ADG715 PIN FUNCTION DESCRIPTION

Pin No.	Mnemonic	Description
1	SCL	Serial Clock Line. This is used in conjunction with the SDA line to clock data into the 16-bit input shift register. Clock rates of up to 400kbit/s can be accommodated
2 3	V _{dd} SDA	with this 2-wire serial interface. Positive Analog supply voltage. Serial Data Line. This is used in conjunction with the SCL line to clock data into the 8-bit input shift register during the write cycle and used to read back 1 byte of data during the read cyle. It is a bidirectional open-drain data line which should be pulled to the supply with an external pull-up resistor
4	GND	Ground reference
5,7,9,11, 14,16,18,20	SX	Source. May be an input or output
6,8,10,12,13 15,17,19	DX	Drain. May be an input or output.
21	V _{SS}	Negative analog supply voltage, for single supply operation this should be tied to GND.
22	A1	Address Input. Sets the 2nd Least Significant bit of the 7 bit slave address.
23	RESET	Active low control input that clears the input register and turns all switches to the OFF condition.
24	A0	Address Input. Sets the Least Significant bit of the 7 bit slave address.

ADG714/ADG715

TERMINOLOGY

R _{ON}	Ohmic resistance between D and S.	t _{OFF}	Delay between applying the digital control
R _{FLAT(ON)}	Flatness is defined as the difference between the maximum and minimum value of on- resistance as measured over the specified	Off Isolation	A measure of unwanted signal coupling through an "OFF" switch.
	analog signal range.	Crosstalk	A measure of unwanted signal which is
I _S (OFF)	Source leakage current with the switch "OFF."		coupled through from one channel to another as a result of parasitic capacitance.
I_D (OFF)	Drain leakage current with the switch "OFF."	Charge Injection	A measure of the glitch impulse transferred from the digital input to the analog output during switching
I_D , I_S (ON)	Channel leakage current with the switch "ON."	Bandwidth	The frequency at which the output is
$V_D (V_S)$	Analog voltage on terminals D, S.	On Deenenee	attenuated by -3dBs.
C _S (OFF)	"OFF" switch source capacitance. Measured	On Response	switch.
C _D (OFF)	"OFF" switch drain capacitance. Measured with reference to ground.	On Loss	The voltage drop across the "ON" switch seen on the On Response vs. Frequency plot as how many dBs the signal is away from
$C_D, C_S(ON)$	"ON" switch capacitance. Measured		0dB.
0	with reference to ground.	V _{INL}	Maximum input voltage for logic "0".
C_{IN}	Digital input capacitance.	V _{INH}	Minimum input voltage for logic "1".
t _{ON}	Delay between applying the digital control	$I_{INL}(I_{INH})$	Input current of the digital input.
	circuit 4.	I _{DD}	Positive supply current.
	FIECI	ATP	

ADG714/ADG715

GENERAL DESCRIPTION

The ADG714 and ADG715 are serially controlled, octal SPST switches, controlled by either a 2 or 3 wire interface. Each bit of the 8 bit serial word corresponds to one switch of the part. A logic '1' in the particular bit position turns on the switch, while a logic '0' turns the switch off. Because each switch is independently controlled by an individual bit, this provides the option of having any, all or none of the switches ON.

POWER ON RESET

On power up of the device, all switches will be in the OFF condition and the internal shift register is filled with zeros and will remain so until a valid write takes place.

SERIAL INTERFACE 3-WIRE SERIAL INTERFACE

The ADG714 has a three wire serial interface (SYNC, SCLK, and DIN), which is compatible with SPI, QSPI, MICROWIRE interface standards and most DSP's. Figure 1 shows the timing diagram of a typical write sequence.

Data is written to the 8-bit shift register via DIN under the control of the SYNC and SCLK signals. Data may be written to the shift register in more or less than 8 bits. In each case the shift register retains the last eight bits that were written.

When SYNC goes low, the input shift register is enabled. Data from DIN is clocked into the shift register on the falling edge of SCLK. Each bit of the eight bit word corresponds to one of the eight switches. Figure 2 shows the contents of the input shift register. Data appears on the DOUT pin on the rising edge of SCLK suitable for daisy chaining, delayed of course by eight bits. When all eight bits have been written into the shift register, the SYNC line is brought high again. The switches are updated with the new configuration and the input shift register is disabled. With SYNC held high, any further data or noise on the DIN line will have no effect on the shift register.

ļ	DB7 (N	ISB)					DB0	(LSB)	
	S8	S7	S6	S5	S4	S 3	S2	S1	
	•			DATA	BITS			•	-

Figure 3. Input Shift Register Contents

SERIAL INTERFACE 2-WIRE SERIAL BUS

The ADG715 is controlled via an I^2C compatible serial bus. This device is connected to the bus as a slave device (no clock is generated by the switch)

The ADG715 has a 7-bit slave addresses. The five MSBs are 10010 and the two LSBs are determined by the state of the A0 and A1 pins.

The 2-wire serial bus protocol operates as follows:

Preliminary Technical Data

1. The master initiates data transfer by establishing a START condition which is when a high to low transition on the SDA line occurs while SCL is high. The following byte is the address byte which consists of the 7-bit slave address followed by a R/W bit (this bit determines whether data will be read from or written to the slave device).

The slave whose address corresponds to the transmitted address responds by pulling the SDA line low during the ninth clock pulse (this is termed the Acknowledge bit). At this stage, all other devices on the bus remain idle while the selected device waits for data to be written to or read from its serial register. If the R/W bit is high, the master will read from the slave device. However, if the R/W bit is low, the master will write to the slave device.

2. Data is transmitted over the serial bus in sequences of nine clock pulses (eight data bits followed by an Acknowledge bit). The transitions on the SDA line must occur during the low period of SCL and remain stable during the high period of SCL.

3) When all data bits have been read or written, a STOP condition is established by the master. A STOP condition is defined as a low to high transition on the SDA line while SCL is high. In Write mode, the master will pull the SDA line high during the 10th clock pulse to establish a STOP condition. In Read mode, the master will issue a No Acknowledge for the 9th clock pulse (i.e. the SDA line remains high). The master will then bring the SDA line low before the 10th clock pulse and then high during the 10th clock pulse to establish a STOP condition.

See Figure 4 for a graphical explanation of the serial interface.

A repeated write function gives the user flexibility to update the matrix switch a number of times after addressing the part only once. During the write cycle, each data byte will update the configuration of the switches. For example, after the matrix switch has acknowledged its address byte, and receives one data byte, the switches will update after the data byte, if another data byte is written to the matrix switch while it is still the addressed slave device, this data byte will also cause an switch configuration update. Repeat read of the matrix switch is also allowed.

INPUT SHIFT REGISTER

The input shift register is 8-bits wide. Figure 3 illustrates the contents of the input shift register. Data is loaded into the device as an 8-bit word under the control of a serial clock input, SCL. The timing diagram for this operation is shown in Figure 1. The 8-bit word consists of 8 data bits each controlling one switch. MSB (Bit 7) is loaded first.

WRITE OPERATION

When writing to the ADG715, the user must begin with an address byte and R/\overline{W} bit, after which the switch will Acknowledge that it is prepared to receive data by pulling SDA low. This address byte is followed by the 8-bit word. The write operations for the matrix switch is shown in the figure below.



Figure 4. ADG715 Write Sequence

READ OPERATION

When reading data back from the ADG715, the user must begin with an address byte and R/\overline{W} bit, after which the matrix switch will Acknowledge that it is prepared to transmit data by pulling SDA low. The readback operation is a single byte which consists of the 8 data bits in the input register. The read operation for the part is shown in the figure below.



Figure 5. ADG715 Readback Sequence

TEST CIRCUITS TBD

OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).

24 Lead TSSOP (RU-24)

