## PLL Frequency Synthesizer <br> ADF4110/ADF4111/ADF4112/ADF4113

Preliminary Technical Data

FEATURES
ADF4110: 550 MHz
ADF4111: $\quad 1.2 \mathrm{GHz}$
ADF4112: $\quad 2.8$ GHz
ADF4113: $\quad 3.7 \mathrm{GHz}$
+2.7 V to +5.5 V Power Supply
Separate $\mathrm{V}_{\mathrm{P}}$ Allows Extended Tuning Voltage in 3V Systems
Programmable Dual Modulus Prescaler 8/9, 16/17, 32/33, 64/65
Programmable Charge Pump Currents
Programmable Anti-Backlash Pulse Width
3-Wire Serial Interface
Digital Lock Detect
Power Down Mode

## APPLICATIONS

Base Stations for Wireless Radio (GSM, PCS, DCS, WCDMA)
Wireless Handsets (GSM, PCS, DCS, WCDMA)
Wireless LANS
Communications Test Equipment
CATV Equipment

## GENERAL DESCRIPTION

The ADF 4110 family of frequency synthesizers can be used to implement local oscillators in the up-conversion and down-conversion sections of wireless receivers and transmitters. They consist of a low-noise digital PFD (Phase Frequency Detector), a precision charge pump, a programmable reference divider, programmable $A$ and $B$ counters and a dual-modulus prescaler ( $P / P+1$ ). The $A$ (6-bit) and B (13-bit) counters, in conjunction with the dual modulus prescaler ( $\mathrm{P} / \mathrm{P}+1$ ), implement an N divider $(N=B P+A)$. In addition, the 14-bit reference counter (R Counter), allows selectable REFIN frequencies at the PFD input. A complete PLL (Phase-Locked Loop) can be implemented if the synthesizer is used with an external loop filter and VCO (Voltage Controlled Oscillator)
Control of all the on-chip registers is via a simple 3-wire interface. The devices operate with a power supply ranging from 2.7 V to 5.5 V and can be powered down when not in use.


REV.PrE 12/99

| Parameter | B Version | BChips ${ }^{2}$ <br> (Typical) | Units | TestConditions/Comments |
| :---: | :---: | :---: | :---: | :---: |
| RF CHARACTERISTICS <br> RF Input Frequency <br> ADF4110 <br> ADF4111 <br> ADF4112 <br> ADF4113 <br> Reference Input Frequency <br> M aximum Allowable <br> Prescaler Output Frequency ${ }^{3}$ <br> Phase Detector Fr requency ${ }^{4}$ <br> RF Input Sensitivity <br> Reference Input Sensitivity | $\begin{aligned} & 25 / 550 \\ & 0.1 / 1.2 \\ & 0.1 / 2.8 \\ & 0.2 / 3.7 \\ & 0 / 150 \\ & 200 \\ & 55 \\ & -15 / 0 \\ & -10 / 0 \\ & -5 \end{aligned}$ | $\begin{aligned} & 25 / 550 \\ & 0.1 / 1.2 \\ & 0.1 / 2.8 \\ & 0.2 / 3.7 \\ & 0 / 150 \\ & 200 \\ & 55 \\ & -15 / 0 \\ & -10 / 0 \\ & -5 \end{aligned}$ | M Hz min/max GHz min/max GHz min/max GHz min/max M Hz min/max <br> MHz max M Hz max dBm min/max dBm min/max dBm min | See Figure 3 for input circuit. $\begin{aligned} & A V_{D D}=3 V \\ & A V_{D D}=5 \mathrm{~V} \end{aligned}$ <br> ac coupled. M ax when dc coupled: 0 <br> to $\mathrm{V}_{\mathrm{DD}}$ (CMOS compatible) |
| CHARGE PUMP <br> ICP sink/source <br> High Value <br> Low Value <br> Absolute Accuracy <br> $\mathrm{R}_{\text {SET }}$ Range <br> ICp 3-State Leakage Current <br> Sink and Source Current Matching <br> $I_{C P}$ VS. $V_{\text {CP }}$ <br> ICP Vs. Temperature | $\begin{aligned} & 5 \\ & 625 \\ & 2 \\ & 5 \\ & 2.7 / 10 \\ & 1 \\ & 2 \\ & 2 \\ & 2 \\ & \hline \end{aligned}$ | $\begin{aligned} & 5 \\ & 625 \\ & 2 \\ & 5 \\ & 2.7 / 10 \\ & 1 \\ & 2 \\ & 2 \end{aligned}$ | mA typ <br> $\mu \mathrm{A}$ typ <br> \% typ <br> \% max <br> k $\Omega$ typ <br> nA max <br> \% typ <br> \% typ <br> \% typ | Programmable: See Table 5 <br> With $\mathrm{R}_{\text {SET }}=4.7 \mathrm{k} \Omega$ <br> With $\mathrm{R}_{\text {SET }}=4.7 \mathrm{k} \Omega$ <br> See Table 5 <br> See Figure 28 $\begin{aligned} & 0.5 \mathrm{~V}<V_{C P}<V_{p}-0.5 \\ & 0.5 \mathrm{~V}<V_{C P}<V_{P}-0.5 \\ & V_{C P}=V_{p} / 2 \end{aligned}$ |
| LOGIC INPUTS $\mathrm{V}_{\text {INH }}$, Input High Voltage $V_{\text {INL }}$, Input Low Voltage $I_{\text {INH }} /_{\text {INL }}$, Input C urrent $\mathrm{C}_{\text {IN }}$, Input C apacitance Reference Input Current | $\begin{aligned} & 0.8 \times D V_{D D} \\ & 0.2 \times D V_{D D} \\ & \pm 1 \\ & 10 \\ & \pm 100 \end{aligned}$ | $\begin{aligned} & 0.8 \times D V_{D D} \\ & 0.2 \times D V_{D D} \\ & \pm 1 \\ & 10 \\ & \pm 100 \end{aligned}$ | $V$ min <br> $\checkmark$ max <br> $\mu \mathrm{A}$ max <br> pF max <br> $\mu \mathrm{A}$ max |  |
| LOGIC OUTPUTS <br> $V_{\text {OH, }}$, Output High Voltage <br> Vol, Output Low Voltage | $\begin{aligned} & D V_{D D}-0.4 \\ & 0.4 \end{aligned}$ | $\begin{aligned} & D V_{D D}-0.4 \\ & 0.4 \end{aligned}$ | $\begin{aligned} & V \text { min } \\ & V \text { max } \end{aligned}$ | $\begin{aligned} & \mathrm{I}_{\mathrm{OH}}=1 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{OL}}=1 \mathrm{~mA} \end{aligned}$ |
| POWER SUPPLIES $\begin{aligned} & A V_{D D} \\ & D V_{D D} \end{aligned}$ <br> $V_{p}$ <br> $I_{D D}{ }^{5}\left(A I_{D D}+D I_{D D}\right)$ <br> ADF4110 <br> ADF4111 <br> ADF4112 <br> ADF4113 <br> Low Power Sleep M ode | $\begin{aligned} & 2.7 / 5.5 \\ & A V_{D D} \\ & A V_{D D} / 6.0 \\ & 2.7 \\ & 4.2 \\ & 6.5 \\ & 10 \\ & 1 \end{aligned}$ | $\begin{aligned} & 2.7 / 5.5 \\ & A V_{D D} \\ & A V_{D D} / 6.0 \\ & 2.7 \\ & 4.2 \\ & 6.5 \\ & 10 \\ & 1 \end{aligned}$ | $\mathrm{V} \min / \mathrm{V} \max$ <br> $V \min / V \max$ <br> mA max mA max mA max mA max $\mu \mathrm{A}$ typ | See Figures 26 and 27 <br> 2.2 mA typical <br> 3.5 mA typical <br> 5.3 mA typical <br> 8.5 mA typical |

NOTES

1. Operating temperature range is as follows: B Version: $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.
2. The $B C$ hip specifications are given as typical values.
3. This is the maximum operating frequency of the CM OS counters. The prescaler value should be chosen to ensure that the RF input is divided down to a frequency which is less than this value.
4. Guaranteed by design. Sample tested to ensure compliance.
5. $A V_{D D}=D V_{D D}=3 V ; P=16 ; S Y N C=0 ; D L Y=0 ; R F_{I N}$ for $A D F 4110=540 \mathrm{MHz;} R F_{I N}$ for $A D F 4111, A D F 4112, A D F 4113=900 \mathrm{MHz}$.

# $\triangle D E 4110 / 11 / 2 / 13$ - SDFCFEATONS1 ${ }^{\left(A V_{D D}\right.}=D V_{D D}=+3 \mathrm{~V} \pm 10 \%,+5 \mathrm{~V} \pm 10 \% ; V_{P}=A V_{D D}$ $+5 \mathrm{~V} \pm 10 \% ;$ AGND $=$ DGND $=0 \mathrm{~V} ; \mathrm{R}_{\text {SET }}=4.7 \mathrm{k} \Omega ; \mathrm{T}_{\mathrm{A}}=$ $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {max }}$ unless otherwise noted) 



## NOTES

1. Operating temperature range is as follows: B Version: $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.
2. The synthesizer phase noise floor is estimated by measuring the in-band phase noise at the output of the VCO and subtracting 20logN (where $N$ is the $N$ divider value).
3. The phase noise is measured with the EVAL-ADF411XEB Evaluation Board and the H P8562E Spectrum Analyzer. The spectrum analyzer provides the REFIN for the synthesizer ( $\mathrm{f}_{\text {REFOUT }}=10 \mathrm{M} \mathrm{Hz@0dBm}$ ). SYNC $=0 ; \mathrm{DLY}=0$ (See Table 3)

4. $f_{\text {REFIN }}=10 \mathrm{MHz} ; \mathrm{f}_{\text {PFD }}=200 \mathrm{kHz} ; \quad$ Offset frequency $=1 \mathrm{kHz} ; \quad \mathrm{f}_{\text {RF }}=900 \mathrm{MHz;} \quad \mathrm{~N}=4500 ;$ Loop B/W $=20 \mathrm{kHz}$
5. $f_{\text {REFIN }}=10 \mathrm{MHz} ; \mathrm{f}_{\text {PFD }}=30 \mathrm{kHz} ;$ Offset frequency $=300 \mathrm{~Hz} ; \quad \mathrm{f}_{\mathrm{RF}}=836 \mathrm{MHz} ; N=27867 ;$ Loop B/W $=3 \mathrm{kHz}$
6. $f_{\text {REFIN }}=10 \mathrm{MHz} ; \mathrm{f}_{\text {PFD }}=200 \mathrm{kHz} ;$ Offset frequency $=1 \mathrm{kHz} ; \quad \mathrm{f}_{\mathrm{RF}}=1750 \mathrm{M} \mathrm{Hz} ; \mathrm{N}=8750 ;$ Loop B/W $=20 \mathrm{kHz}$
7. $\quad f_{\text {REFIN }}=10 \mathrm{MHz} ; f_{\text {PFD }}=10 \mathrm{kHz} ;$ Offset frequency $=200 \mathrm{~Hz} ; \quad \mathrm{f}_{\mathrm{RF}}=1750 \mathrm{M} \mathrm{Hz;} \mathrm{~N}=175000 ;$ Loop $\mathrm{B} / \mathrm{W}=1 \mathrm{kHz}$
8. $f_{\text {REFIN }}=10 \mathrm{MHz} ; \quad f_{\text {PFD }}=200 \mathrm{kHz} ; \quad$ Offset frequency $=1 \mathrm{kHz} ; \quad \mathrm{f}_{\mathrm{RF}}=1960 \mathrm{M} \mathrm{Hz} ; \mathrm{N}=9800 ;$ Loop $\mathrm{B} / \mathrm{W}=20 \mathrm{kHz}$
9. $\mathrm{f}_{\text {refin }}=10 \mathrm{MHz;} \mathrm{f}_{\text {PFD }}=1 \mathrm{MHz;}$ Offset frequency $=1 \mathrm{kHz;} \mathrm{f}_{\mathrm{RF}}=3100 \mathrm{M} \mathrm{Hz;} \mathrm{~N}=3100 ;$ Loop B/W $=20 \mathrm{kHz}$

Specifications subject to change without notice.
ORDERING GUIDE

| Model | TemperatureRange | PackageOption* |
| :--- | :--- | :--- |
| ADF 4110BRU | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | RU -16 |
| AD F 4110BC P | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\mathrm{CP}-24$ |
| AD F 4111BRU | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | RU -16 |
| AD F 4111BC P | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\mathrm{CP}-24$ |
| AD F 4112BRU | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | RU-16 |
| AD F 4112BC P | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | CP-24 |
| AD F 4113BRU | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | RU -16 |
| AD F4113BC P | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | CP-24 |

[^0]TMING CHARACTERISTICS
$\left(V_{D D}=+5 \mathrm{~V} 10 \%,+3 \mathrm{~V} \pm 10 \% ;\right.$ AGND $=\mathrm{DGND}=0 \mathrm{~V}$, unless otherwise noted)

| Parameter | Limitat <br> $\mathbf{T}_{\text {min to }} \mathbf{T}_{\text {MAX }}$ <br> (B Version) | Units | TestConditions/Comments |
| :--- | :--- | :--- | :--- |
| $t_{1}$ | 10 | ns min | DATA to CLOCK Set Up Time |
| $t_{2}$ | 10 | ns min | DATA to CLOCK H old Time |
| $t_{3}$ | 25 | ns min | CLOCK High D uration |
| $t_{4}$ | 25 | ns min | CLOCK Low Duration |
| $t_{5}$ | 10 | ns min | CLOCK to LE Set Up Time |
| $t_{6}$ | 20 | ns min | LE Pulse Width |

NOTE
Guaranteed by Design but not Production T ested.


Figure 1. Timing Diagram

## ABSOLUTE MAXIMUM RATINGS ${ }^{1,2}$

( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ unless otherwise noted)
$\mathrm{AV}_{\mathrm{DD}}$ to $\mathrm{GND}^{3}$.................................... 0.3 V to +7 V

$\mathrm{V}_{\mathrm{p}}$ to GND .................................. -0.3 V to +7 V

Digital I/O Voltage to GND $\ldots . . . .-0.3 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$
Analog I/O Voltage to GND . . . . . . . . . -0.3 V to $\mathrm{V}_{\mathrm{P}}+0.3 \mathrm{~V}$
$R E F_{I N}, R F_{I N} A, R F_{I N} B$ to $G N D \ldots . . .-0.3 \mathrm{~V}$ to $V_{D D}+0.3 \mathrm{~V}$
OperatingT emperature Range
Industrial (B Version)
$-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Storage Temperature Range ............ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$

> Maximum Junction Temperature $+150^{\circ} \mathrm{C}$
> TSSOP $\theta_{\mathrm{JA}}$ Thermal Impedance . . . . . . . . . . . . . $150.4^{\circ} \mathrm{C} / \mathrm{W}$
> CSP $\theta_{\mathrm{JA}}$ Thermal Impedance .................... TBD ${ }^{\circ} \mathrm{C} / \mathrm{W}$
> Lead Temperature, Soldering
> Vapor Phase ( 60 sec ) . . . . . . . . . . . . . . . . . . . . . . $+215^{\circ} \mathrm{C}$
> Infrared (15 sec) . . . . . . . . . . . . . . . . . . . . . . . . . . $+220^{\circ} \mathrm{C}$
> 1. Stresses above those listed under "Absolute $M$ aximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
> 2. This device is a high-performance RF integrated circuit with an ESD rating of $<2 \mathrm{kV}$ and it is ESD sensitive. Proper precautions should be taken for handling and assembly.
> 3. $G N D=A G N D=D G N D=O V$

## CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this device features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.


## PIN DESCRIPTION

| Mnemonic | Function |
| :---: | :---: |
| $\mathrm{R}_{\text {SET }}$ | Connecting a resistor between this pin and ground sets the maximum charge pump output current. The nominal voltage potential at the $R_{\text {SET }}$ pin is 0.66 V . The relationship between $I_{C P}$ and $R_{\text {SET }}$ is $I_{C P \max }=\frac{23.5}{R_{S E T}}$ |
|  | So, with $\mathrm{R}_{\text {SET }}=4.7 \mathrm{k} \Omega, \mathrm{I}_{\mathrm{CP} \text { max }}=5 \mathrm{~mA}$. |
| CP | Charge Pump Output. This is normally connected to a loop filter which drives the input to an external VCO. |
| CPGND | Charge Pump Ground |
| AGND | Analog Ground |
| $R F_{1 N} B$ | Complementary Input to the RF Prescaler. This point should be decoupled to the ground plane with a small bypass capacitor. |
| $R F_{\text {IN }} \mathrm{A}$ | Input to the RF Prescaler. This small signal input is normally ac coupled from the VCO. |
| $A V_{\text {D }}$ | Analog Power Supply. This may range from 2.7V to 5.5V. Decoupling capacitors to the analog ground plane should be placed as close as possible to this pin. $A V_{D D}$ must be the same value as $D V_{D D}$ |
| REF ${ }_{\text {IN }}$ | Reference Input. This is a CMOS input with a nominal threshold of $\mathrm{V}_{\mathrm{DD}} / 2$ and an equivalent input resistance of $100 \mathrm{k} \Omega$. See Figure 2. This input can be driven from a TTL or CMOS crystal oscillator or it can be ac coupled. |
| D G N D | Digital Ground. |
| CE | Chip Enable. A logic low on this pin powers down the device and puts the charge pump output into threestate mode. Taking the pin high will power up the device depending on the status of the power-down bit F2. |
| CLK | Serial Clock Input. This serial clock is used to clock in the serial data to the registers. The data is latched into the 24 -bit shift register on the CLK rising edge. This input is a high impedance CM OS input. |
| DATA | Serial Data Input. The serial data is loaded M SB first with the two LSBs being the control bits. This input is a high impedance CMOS input. |
| LE | Load Enable, CM OS Input. When LE goes high, the data stored in the shift registers is loaded into one of the four latches, the latch being selected using the control bits. |
| MUXOUT ${ }^{1}$ | This multiplexer output allows either the Lock Detect, the scaled RF or the scaled Reference F requency to be accessed externally. |
| $D V_{\text {D }}$ | Digital Power Supply. This may range from 2.7V to 5.5 V . Decoupling capacitors to the digital ground plane should be placed as close as possible to this pin. $D V_{D D}$ must be the same value as $A V_{D D}$. |
| $V_{P}$ | C harge Pump Power Supply. This should be greater than or equal to $\mathrm{V}_{D D}$. In systems where $\mathrm{V}_{D D}$ is 3 V , it can be set to 5 V and used to drive a VCO with a tuning range of up to 5 V . |
| NOTES <br> 1. MUXOUT | ed for $T$ est $M$ odes on the devices. These $T$ est $M$ odes will be detailed in TNXXX available from Analog D evices Inc. |

## PIN CONFIGURATIONS



TRANSISTOR COUNT: 6425 (CM OS) and 303 (Bipolar).

## Preliminary Technical Data

## CIRCUIT DESCRIPTION

REFERENCE INPUT SECTION
The Reference Input stage is shown below in Figure 2. SW 1 and SW2 are normally-closed switches. SW3 is normally-


Figure 2. Reference Input Stage
open. When Powerdown is initiated, SW3 is closed and SW 1 and SW2 are opened. This ensures that there is no loading of the $R E F_{\text {IN }}$ pin on powerdown.

## RF INPUT STAGE

The RF input stage is shown in Figure 3. It is followed by a 2-stage limiting amplifier to generate the CM L clock levels needed for the prescaler.


Figure 3. RF Input Stage

ADF4110/ADF4111/ADF4112/ADF4113

## PRESCALER

The dual-modulus prescaler takes the CML clock from the RF input stage and divides it down to a manageable frequency for the CMOS A and B counters. The prescaler is programmable. It can be set in software to $8 / 9,16 / 17,32 / 33$ or $64 / 65$. It is based on a synchronous $4 / 5$ core.

## A AND B COUNTERS

The A and B CMOS counters combine with the dual modulus prescaler to allow a wide ranging division ratio in the PLL feedback counter. The counters are guarenteed to work when the prescaler output is 200 M Hz or less. Typically they will work with 250 M Hz output from the prescaler. Thus, with an RF input frequency of 2.5 GHz , a prescaler value of $16 / 17$ is valid but a value of $8 / 9$ is not valid.

## Pulse Swallow Function

The A and B counters, in conjunction with the dual modulus prescaler make it possible to generate output frequencies which are spaced only by the Reference Frequency divided by $R$. The equation for the VCO frequency is as follows:

$$
f_{V C O}=[(P \times B)+A] \times f_{\text {REFIN }} / R
$$

$f_{v c o}$ : Ouput Frequency of external voltage controlled oscillator (VCO).
P: Preset modulus of dual modulus prescaler.
B: Preset Divide Ratio of binary 13-bit counter (3 to 8191).

A: Preset Divide Ratio of binary 6-bit swallow counter (0 to 63).
$f_{\text {REFIN }}$ : Ouput frequency of the external reference frequency oscillator.
R: Preset divide ratio of binary 14-bit programmable reference counter (1 to 16383).

## R COUNTER

The 14-bit R counter allows the input reference frequency to be divided down to produce the input clock to the phase frequency detector (PFD). Division ratios from 1 to 16,383 are allowed.


Figure 4. $A$ and $B$ Counters

## PHASE FREQUENCY DETECTOR (PFD) AND <br> CHARGE PUMP

The PFD takes inputs from the $R$ counter and $N$ counter and produces an output proportional to the phase and frequency difference between them. Figure 5 is a simplified schematic. The PFD includes a programmable delay element which


Figure 5. PFD Simplified Schematic
controls the width of the anti-backlash pulse. This pulse ensures that there is no deadzone in the PFD transfer function and gives a consistent reference spur level. Two bits in the Reference Counter Latch, ABP2 and ABP1 control the width of the pulse. See Table 3.

## MUXOUT AND LOCK DETECT

The output multiplexer on the ADF4110 family allows the user to access various internal points on the chip. The state of MUXOUT is controlled by $\mathrm{M} 3, \mathrm{M} 2$ and M 1 in the Function $L$ atch. Table 5 shows the full truth table. Figure 6 shows the MUXOUT section in block diagram form.

## Lock Detect

MUXOUT can be programmed for two types of lock detect: Digital Lock Detect and Analog Lock Detect Digital Lock Detect is active high. It is set high when the phase error on three consecutive Phase Detector cycles is less than $15 n \mathrm{n}$. It will stay set high until a phase error of greater than $25 n$ s is detected on any subsequent PD cycle. The N-channel open-drain analog lock detect should be operated with an external pull-up resistor of 10k nominal. When lock has been detected it is high with narrow low-going pulses.


Figure 6. MUXOUT Circuit

## INPUT SHIFT REGISTER

The ADF4110 family digital section includes a 24-bit input shift register, a 14-bit R counter and a 19-bit N counter, comprising a 6 -bit A counter and a 13 -bit $B$ counter. Data is clocked into the 24-bit shift register on each rising edge of CLK. The data is clocked in M SB first. D ata is transferred from the shift register to one of four latches on the rising edge of LE. The destination latch is determined by the state of the two control bits (C2, C1) in the shift register. These are the two Isb's DB1, DB0 as shown in the timing diagram of Figure 1. The truth table for these bits is shown in Table 6. Table 1 shows a summary of how the latches are programmed.

Table 1. C2, C1 Truth Table

| Control Bits |  |  |
| :---: | :---: | :--- |
| C2 | C 1 | Data Latch |
| 0 | 0 | R C ounter |
| 0 | 1 | N Counter (A and B) |
| 1 | 0 | Function L atch |
| 1 | 1 | Initialization L atch |

Table 2. ADF 4110 Family Latch Summary

## Reference Counter Latch

| $$ | $\stackrel{\text { 믄 }}{<}$ |  |  | Test Mode Bits |  | Anti Backlash Width |  | 14-Bit Reference Counter |  |  |  |  |  |  |  |  |  |  |  |  |  | Control Bits |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DB23 | DB22 | DB21 | DB20 | DB19 | DB18 | DB17 | DB16 | DB15 | DB14 | DB13 | DB12 | DB11 | DB10 | DB9 | DB8 | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DBO |
|  | DLY | SYNC | LDP | T2 | T1 | ABP2 | ABP1 | R14 | R13 | R12 | R11 | R10 | R9 | R8 | R7 | R6 | R5 | R4 | R3 | R2 | R1 | C2 (0) | C1 (0) |

## N Counter Latch

| Res | rved | ? | 13-Bit B Counter |  |  |  |  |  |  |  |  |  |  |  |  | 6-Bit A Counter |  |  |  |  |  | Control Bits |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DB23 | DB22 | DB21 | DB20 | DB19 | DB18 | DB17 | DB16 | DB15 | DB14 | DB13 | DB12 | DB11 | DB10 | DB9 | DB8 | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
|  |  | G1 | B13 | B12 | B11 | B10 | B9 | B8 | B7 | B6 | B5 | B4 | B3 | B2 | B1 | A6 | A5 | A4 | A3 | A2 | A1 | C2 (0) | C1 (1) |

## Function Latch

| PrescalerValue |  |  | Current 2 |  |  | Current Setting 1 |  |  | Timer Counter Control |  |  |  |  |  | $\begin{array}{\|l} \boldsymbol{\omega} \\ \underset{\sim}{0} \\ \stackrel{\rightharpoonup}{\omega} \\ \stackrel{\rightharpoonup}{\top} \\ \hline \end{array}$ |  | MUXOUT Control |  |  |  |  | Control Bits |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DB23 | DB22 | DB21 | DB20 | DB19 | DB18 | DB17 | DB16 | DB15 | DB14 | DB13 | DB12 | DB11 |  |  |  |  | DB6 | DB5 | DB4 |  |  | DB1 | DBO |
| P2 | P1 | PD2 | CPI6 | CPI5 | CPI4 | CPI3 | CPI2 | CPI1 | TC4 | TC3 | TC2 | TC1 | F5 | F4 | F3 | F2 | M3 | M2 | M1 | PD1 | F1 | C2 (1) | C1 (0) |

## Initialization Latch

| PrescalerValue |  | $\begin{aligned} & 000 \\ & \sum_{1}^{0} \sum_{0} \\ & \hline \end{aligned}$ | Current Setting 2 |  |  | Current Setting 1 |  |  | Timer Counter Control |  |  |  |  |  | $\begin{aligned} & \dot{\omega} \\ & \dot{\sim} \\ & \stackrel{\sim}{w} \\ & \stackrel{\rightharpoonup}{\top} \\ & \hline \text { DB8 } \end{aligned}$ |  | MUXOUT Control |  |  | $\begin{aligned} & 00 \\ & 000 \\ & \sum_{3}^{0} \sum_{9}^{0} \\ & \hline \text { DB3 } \end{aligned}$ |  | Control Bits |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DB23 | DB22 | DB21 | DB20 | DB19 | DB18 | DB17 | DB16 | DB15 | DB14 | DB13 | DB12 | DB11 |  |  |  |  | DB6 | DB5 | DB4 |  |  | DB1 | DB0 |
| P2 | P1 | PD2 | CPI6 | CPI5 | CPI4 | CPI3 | CPI2 | CPI1 | TC4 | TC3 | TC2 | TC1 | F5 | F4 | F3 | F2 | M3 | M2 | M1 | PD1 | F1 | C2 (1) | C1 (1) |

## REFERENCE COUNTER LATCH

Table 3. Reference Counter Latch Map


## N COUNTER LATCH

Table 4. N Counter Latch Map


## FUNCTION LATCH

Table 5. Function Latch Map


Table 6. Initialization Latch Map


## THE FUNCTION LATCH

With C $2, \mathrm{C} 1$ set to 1,0 , the on-chip function latch will be programmed. Table 5 shows the input data format for programming the Function Latch.

## Counter Reset

DB2 (F1) is the counter reset bit. When this is " 1 ", the $R$ counter and the $A, B$ counters are reset. For normal operation this bit should be " 0 ". U pon powering up, the F 1 bit needs to be disabled, the N counter resumes counting in "close" alignment with the R counter. (The maximum error is one prescaler cycle).

## Power Down

DB3 (PD 1) and DB21 (PD 2) on the ADF4110 Family, provide programmable power-down modes. They are enabled by the CE pin.
When the CE pin is low, the device is immediately disabled regardless of the states of PD 2, PD 1.
In the programmed asynchronous power-down, the device powers down immediately after latching a " 1 " into bit PD 1, with the condition that PD 2 has been loaded with a " 0 ".
In the programmed synchronous power-down, the device power down is gated by the charge pump to prevent unwanted frequency jumps. Once the power-down is enabled by writing a " 1 " into bit PD 1 (on condition that a " 1 " has also been loaded to PD2), then the device will go into powerdown after the first successive charge pump event.
When a power down is activated (either synchronous or asynchronous mode including CE-pin-activated power down), the following events occur:

All active DC current paths are removed.
The R, N and timeout counters are forced to their load state conditions.
The charge pump is forced into three-state mode.
The digital clock detect circuitry is reset.
The $R F_{\text {IN }}$ input is debiased.
The oscillator input buffer circuitry is disabled.
The input register remains active and capable of loading and latching data.

## MUXOUT Control

The on-chip multiplexer is controlled by M 3, M 2, M 1 on the ADF4110 Family. T able 5 shows the truth table.

## Fastlock Enable Bit

DB9 of the Function Latch is the Fastlock Enable Bit. Only when this is " 1 " is F astlock enabled.

## Fastlock Mode Bit

DB10 of the Function Latch is the Fastlock M ode bit. When Fastlock is enabled, this bit determines which Fastlock M ode is used. If the F astlock M ode bit is " 0 " then Fastlock M ode 1 is selected and if the Fastlock M ode bit is " 1 ", then Fastlock M ode 2 is selected.

## Fastlock Mode 1

The charge pump current is switched to the contents of Current Setting 2.
The device enters Fastlock by having a " 1 " written to the CP Gain bit in the $N$ counter latch. The device exits Fastlock by having a " 0 " written to the CP Gain bit in the N counter latch.

## Fastlock Mode 2

The charge pump current is switched to the contents of Current Setting 2.
The device enters Fastlock by having a " 1 " written to the CP Gain bit in the $N$ counter latch. The device exits Fastlock under the control of the Timer Counter. After the timeout period determined by the value in TC4-TC1, the CP Gain bit in the $N$ counter latch is automatically reset to " 0 " and the device reverts to normal mode instead of Fastlock. See Table 5 for the timeout periods.

## Timer Counter Control

The user has the option of programming two charge pump currents. The intent is that the Current Setting 1 is used when the RF output is stable and the system is in a static state. Current Setting 2 is meant to be used when the system is dynamic and in a state of change (i.e. when a new output frequency is programmed).
The normal sequence of events is as follows:
The user initially decides what the preferred charge pump currents are going to be. F or example, they may choose 2.5 mA as Current Setting 1 and 5 mA as the Current Setting 2.

At the same time they must also decide how long they want the secondary current to stay active before reverting to the primary current. This is controlled by the Timer Counter Control Bits DB14 to DB11 (TC4-TC1) in the Function L atch. The truth table is given in Table 5.
Now, when the user wishes to program a new output frequency, they can simply program the $A, B$ counter latch with new values for $A$ and $B$. At the same time they can set the $C P$ Gain bit to a " 1 ", which sets the charge pump with the value in CPI6-CPI4 for a period of time determined by TC4 - TC1. When this time is up, the charge pump current reverts to the value set by CPI3-CPI1. At the same time the $C P$ Gain bit in the A, B Counter latch is reset to 0 and is now ready for the next time that the user wishes to change the frequency again.
N ote that there is an enable feature on the T imer Counter. It is enabled when $F$ astlock $M$ ode 2 is chosen by setting the Fastlock M ode bit (DB10) in the Function Latch to "1".

## Charge Pump Currents

CPI3, CPI2, CPI1 program Current Setting 1 for the charge pump. CPI6, CPI5, CPI4 program Current Setting 2 for the charge pump. The truth table is given in T able 5.

## Preliminary Technical Data

ADF4110/ADF4111/ADF4112/ADF4113

## Prescaler Value

P2 and P1 in the F unction Latch set the prescaler values. The prescaler value should be chosen so that the prescaler output frequency is always less than or equal to 200 M Hz . Thus, with an RF frequency of 2 GHz , a prescaler value of $16 /$ 17 is valid but a value of $8 / 9$ is not valid.

## The Initialization Latch

When C2, C1 = 1, 1 then the Initialization L atch is programmed. This is essentially the same as the Function Latch (programmed when C2, C1 = 1, 0).
However, when the Initialization Latch is programmed there is a additional internal reset pulse applied to the R and N counters. T his pulse ensures that the $N$ counter is at load point when the N counter data is latched and the device will begin counting in close phase alignment.
If the $L$ atch is programmed for synchronous powerdown (CE pin is High; PD 1 bit is High; PD2 bit is Low), the internal pulse also triggers this powerdown. The prescaler reference and the oscillator input buffer are unaffected by the internal reset pulse and so close phase alignment is maintained when counting resumes.
When the first N counter data is latched after initialization, the internal reset pulse is again activated. H owever, successive N counter loads after this will not trigger the internal reset pulse.

## Device Programming After Initial Power-Up.

After initially powering up the device, there are three ways to program the device.

## Initialization Latch Method.

Apply $\mathrm{V}_{\mathrm{DD}}$.
Program the Initialization Latch (" 11 " in 2 Isb's of input word). M ake sure that F 1bit is programmed to " 0 ".
Then do an R load (" 00 " in 2 lsb's).
Then do an N load (" 01 " in 2 Isb's).
When the Initialization Latch is loaded, the following occurs:

1. The function latch contents are loaded.
2. An internal pulse resets the $R, N$ and timeout counters to load state conditions and also tri-states the charge pump.
N ote that the prescaler bandgap reference and the oscillator input buffer are unaffected by the internal reset pulse, allowing close phase alignment when counting resumes.
3. Latching the first N counter data after the initialization word will activate the same internal reset pulse. Successive $N$ loads will not trigger the internal reset pulse unless there is another initialization.

## The CE pin Method.

Apply $\mathrm{V}_{\mathrm{DD}}$.
Bring CE low to put the device into power-down. This is an asychronous power-down in that it happens immediately. Program the Function Latch (10).
Program the R C ounter Latch (00).
Program the $N$ Counter Latch (01).
Bring CE high to take the device out of power-down. The R and $N$ counter will now resume counting in close alignment. $N$ ote that after CE goes high, a duration of lus may be re-
quired for the prescaler bandgap voltage and oscillator input buffer bias to reach steady state.
CE can be used to power the device up and down in order to check for channel activity. The input register does not need to be reprogrammed each time the device is disabled and enabled as long as it has been programmed at least once after Vcc was initially applied.

## The Counter Reset Method

Apply $\mathrm{V}_{\mathrm{DD}}$.
D o a Function Latch Load (" 10 " in 2 lsb's). As part of this, load " 1 " to the F1 bit. This enables the counter reset.
Do an R Counter Load (" 00 " in 2 Isb's).
Do an N Counter Load ("01" in 2 Isb's).
Do a Function Latch Load (" 10 " in 2 Isb's). As part of this, load " 0 " to the F1 bit. This disables the counter reset.
This sequence provides the same close alignment as the initialization method. It offers direct control over the internal reset. N ote that counter reset holds the counters at load point and tri-states the charge pump, but does not trigger synchronous power-down. The counter reset method requires an extra function latch load compared to the initialization latch method.


[^0]:    * $R U=T$ hin Shrink Small Outline Package (TSSOP)

    CP = Chip Scale Package
    Contact the factory for chip availability

