

Four Channel, Simultaneous Sampling, Fast, 14-Bit ADC

Preliminary Technical Data

AD7865

FEATURES

Fast (2.5 μs) 14-Bit ADC
Four Simultaneously Sampled Inputs
Four Track/Hold Amplifiers
0.35 μs Track/Hold Acquisition Time
2.5 μs Conversion Time per Channel
HW/SW Select of Channel Sequence for conversion
Single Supply Operation
Selection of Input Ranges: ±10 V, ±5 V and ±2.5 V
High Speed Parallel Interface
which also allows Interfacing to 3V processors
Low Power, 90mW typ
Power Saving Mode, 5 μA typ
Overvoltage Protection on Analog Inputs

APPLICATIONS
AC Motor Control
Uninterruptible Power Supplies
Industrial Power Meters/Monitors
Data Acquisition Systems
Communications

GENERAL DESCRIPTION

The AD7865 is a fast, low power, four-channel simultaneous sampling 14-bit A/D converter that operates from a single +5 V supply. The part contains a 2.5 μ s successive approximation ADC, four track/hold amplifiers, 2.5V reference, on chip clock oscillator, signal conditioning circuitry and a high speed parallel interface. The input signals on four channels are sampled simultaneously thus preserving the relative phase information of the signals on the four analog inputs. The part accepts analog input ranges of ± 10 V or ± 5 V. Overvoltage protection on the analog inputs for the part allows the input voltage to go to ± 20 V without damaging the parts or affecting a conversion in progress.


The part allows any subset of the 4 channels to be converted in order to maximize the throughput rate on the selected sequence. The channels to be converted can be selected either via hardware (channel select input pins) or via software (programming the channel select register).

A single conversion start signal (\overline{CONVST}) places all the track/holds into hold simultaneously and initiates conversion sequence for the selected channels. The \overline{EOC} signal indicates the end of each individual conversion in the selected conversion sequence. The BUSY signal indicates the end of the conversion sequence.

Prelim B 7/98

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

FUNCTIONAL BLOCK DIAGRAM



Data is read from the part via a 14-bit parallel data bus using the standard \overline{CS} and \overline{RD} signals. Maximum throughput for a single channel is 350 ksps. For all four channels the maximum throughput is 100 ksps.

The AD7865 is available in a small (0.3 sq.inch area) 44-pin PQFP.

PRODUCT HIGHLIGHTS

- 1. The AD7865 features four Track/Hold amplifiers and a fast (2.5μs) ADC allowing simultaneous sampling and then conversion of any subset of the four channels.
- 2. The AD7865 operates from a single +5 V supply and consumes only 90 mW typ making it ideal for low power and portable applications.
- 3. The part offers a high speed parallel interface for easy connection to microprocessors, microcontrollers and digital signal processors.
- 4. The part is offered in two versions with different analog input ranges. The AD7865-1 offers the standard industrial ranges of ±10V and ±5V; the AD7865-3 offers the common signal processing input range of ±2.5V.
- 5. The part features very tight aperture delay matching between the four input sample & hold amplifiers.

One Technology Way, P.O. Box 9106, Norwood. MA 02062-9106, U.S.A. Tel: 617/329-4700 Fax: 617/326-8703

$\textbf{AD7865-SPECIFICATIONS}^{1} \underset{\text{All Specifications } T_{\text{min}} \text{ to } T_{\text{Max}} \text{ unless otherwise noted)}. } ^{\text{(V}_{\text{DD}}=\ +5\ \text{V}\ \pm5\%, AGND=DGND=\ 0V,\ V_{\text{REF}}=\ Internal.\ Clock=\ Internal, all Specifications}$

Parameter	A ¹ Version ¹	B Version	Units	Test Conditions/Comments
SAMPLE AND HOLD				
-3dB Full Power Bandwidth	3	3	MHz typ	
Aperture Delay	20	20	ns max	
Aperture Delay Aperture Jitter	50	50	ps typ	
Aperture Delay Matching	4	4	ns max	
	1	1	IIS IIIAX	
DYNAMIC PERFORMANCE ²				$f_{IN} = 100 \text{ kHz}, f_{S} = 350 \text{ ksps}$
Signal to (Noise+Distortion) Ratio ³	0.0	0.0	ID .	
@ 25°C	80	80	dB min	
Tmin to Tmax	78	80	dB min	
Total Harmonic Distortion ³	-86	-90	dB max	
Peak Harmonic or Spurious Noise ³	-86	-90	dB max	C 40111 0 50111
Intermodulation Distortion ³	0.6	0.0	ID .	fa = 49kHz, $fb = 50kHz$
2nd Order Terms	-86	-90	dB typ	
3rd Order Terms	-86	-90	dB typ	f - FOLIL C: W
Channel to Channel Isolation ³	-86	-90	dB max	f_{IN} = 50kHz Sine Wave
DC_ACCURACY				Any Channel
Resolution	14	14	Bits	
Relative Accuracy (INL) ³	±2	±1.5	LSB max	
Differential Nonlinearity (DNL) ³	±0.9	±0.9	LSB max	No missing codes guaranteed
Positive Gain Error ³	±4	±4	LSB max	
Positive Gain Error Match ³	2	2	LSB max	
Negative Gain Error ³	±4	±4	LSB max	
Negative Gain Error Match ³	2	2	LSB max	
Bipolar Zero Error	±4	±4	LSB max	
Bipolar Zero Error Match	2	2	LSB max	
ANALOG INPUTS				
Input Voltage Range	±5, ±10	±5, ±10	Volts	
Input Resistance	9, 18	9, 18	kΩ min	
REFERENCE INPUT/OUTPUT				
V _{REF} IN Input Voltage Range	2.375/2.625	2.375/2.625	Vmin/Vmax	$2.5V \pm 5\%$
V _{REF} IN Input Capacitance ⁴	10	10	pF max	2.5 (2 5 %
V _{REF} OUT Output Voltage	2.5	2.5	V nom	
V _{REF} OUT Error @ 25°C	±10	±10	mV max	
V _{REF} OUT Error Tmin to Tmax	±20	±20	mV max	
V _{REF} OUT Temperature Coefficient	25	25	ppm/°C typ	
V _{REF} OUT Output Impedance	6	6	kΩ typ	See Reference Section
LOGIC INPUTS				
Input High Voltage, V_{INH}	2.4	2.4	V min	$V_{DD} = 5V \pm 5\%$
Input Low Voltage, V_{INL}	0.8	0.8	V max	$V_{DD} = 5V \pm 5\%$ $V_{DD} = 5V \pm 5\%$
Input Low Voltage, V_{INL} Input Current, I_{IN}	±10	±10	μΑ max	v _{DD} - Jv±J/0
Input Current, I_{IN} Input Capacitance, C_{IN}^{4}	10	10	pF max	
			PI mux	
LOGIC OUTPUTS				
Output High Voltage, V _{OH}	4.0	4.0	V min	$I_{SOURCE} = 400 \mu A$
Output Low Voltage, Vol.	0.4	0.4	V max	$I_{SINK} = 1.6mA$
DB11 - DB0				
High Impedance				
Leakage Current	±10	±10	μA max	
Capacitance ⁴	10	10	pF max	
Output Coding	Two's Cor	nplement		

$\label{eq:continuous_section} \textbf{AD7865-SPECIFICATIONS} \begin{subarray}{l} (V_{D=}=+5\ V\ \pm5\%,\ AGND=DGND=\ 0V,\ V_{REF}=\ Internal,\ Clock=\ Internal. \\ All\ Specifications\ T_{MIN}\ to\ T_{MAX}\ unless\ otherwise\ noted). \\ \end{subarray}$

Parameter	A Version ¹	B Version	Units	Test Conditions/Comments
CONVERSION RATE				
Conversion Time	2.5	2.5	μs max	For Single Channel
Track/Hold Acquisition Time ^{2,3}	0.35	0.35	μs max	
Throughput Time	350	350	ksps max	For Single Channel
Throughput Time	100	100	ksps max	For All Four Channels
POWER REQUIREMENTS				
V _{DD}	+5	+5	V nom	±5% for specified performance
$I_{ m DD}$				(5 μ A typ) Logic Inputs = 0V or V_{DD}
Normal Mode	24	24	mA max	
Standby Mode	20	20	μA max	
Power Dissipation				
Normal Mode	120	120	mW max	Typically 90 mW. $V_{DD} = +5V$
Standby Mode	100	100	μW max	Typically 20 μW

NOTES

ORDERING GUIDE

Model	Input Ranges	Relative Accuracy	Temperature Range	Package Option *
AD7865AS-1	±5V, ±10V	±2 LSB	-40°C to +85°C1	S-44
AD7865BS-1	±5V, ±10V	±1.5 LSB	-40°C to +85°C	S-44
AD7865AS-3	±2.5V	±2 LSB	-40°C to +85°C¹	S-44
AD7865BS-3	±2.5V	±1.5 LSB	-40°C to +85°C	S-44

^{*}S = PQFP

¹Temperature Ranges are as follows : A,B Versions: -40°C to +85°C. ² Performance measured through full channel (SHA and ADC)

³ See Terminology
⁴ Sample tested @ 25°C to ensure compliance.

Specifications subject to change without notice.

Parameter	A, B Versions	Units	Test Conditions/Comments
t _{conv}	2.5	μs max	Conversion Time, Internal Clock
	15	clock cycles	Conversion Time, External Clock
	3	μs max	CLKIN = 5MHz
t _{ACQ}	0.35	μs max	Acquisition Time
t _{BUSY}	No. of Channels		Selected number of channels multiplied by
	$x (t_{CONV} + t_9) - t_9$	μs max	$(t_{CONV} + \overline{EOC})$ pulse width) - \overline{EOC} pulse width
t _{WAKE-UP} - External Vref	2	μs max	STBY rising edge to CONVST rising edge
t _{WAKE-UP} - InternalVref ⁵	6	ms max	STBY rising edge to CONVST rising edge
t_1	35	ns min	CONVST Pulse Width
t_2	70	ns min	CONVST rising edge to BUSY rising edge
Read Operation			
- t ₃	0	ns min	$\overline{\text{CS}}$ to $\overline{\text{RD}}$ Setup Time
t ₄	0	ns min	$\overline{\text{CS}}$ to $\overline{\text{RD}}$ Hold Time
t ₅	35	ns min	Read Pulse Width
t_6^3	35	ns max	Data Access Time After Falling Edge of \overline{RD} , $V_{DRIVE} = 5V$
	40	ns max	Data Access Time After Falling Edge of \overline{RD} , $V_{DRIVE} = 3V$
t ₇ ⁴	5	ns min	Bus Relinquish Time After Rising Edge of RD
	30	ns max	
t ₈	10	ns min	Time between consecutive reads
t ₉	75	ns min	EOC Pulse Width
	180	ns max	
t ₁₀	70	ns max	RD rising edge to FRSTDATA edge (rising or falling)
t ₁₁	15	ns max	EOC falling edge to FRSTDATA falling delay
t ₁₂	0	ns min	EOC to RD delay
Write Operation			
t ₁₃	20	ns min	WR Pulse Width
t ₁₄	0	ns min	$\overline{\text{CS}}$ to $\overline{\text{WR}}$ Setup Time
t ₁₅	0	ns min	$\overline{\mathrm{WR}}$ to $\overline{\mathrm{CS}}$ Hold Time
t ₁₆	5	ns min	Input data Set up Time of Rising edge of WR
t ₁₇	5	ns min	Input data Hold Time

NOTES

Specifications subject to change without notice.




Figure 2. Load Circuit for Access Time and Bus Relinquish Time

-4-

¹ Sample tested at 25°C to ensure compliance. All input signals are measured with tr = tf = 1ns (10% to 90% of +5V) and timed from a voltage level of +1.6 V.

² See Figures 7, 8 and 9.

³ Measured with the load circuit of Figure 2 and defined as the time required for an output to cross 0.8 V or 2.0 V.

⁴ These times are derived from the measured time taken by the data outputs to change 0.5 V when loaded with the circuit of Figure 2. The measured number is then extrapolated back to remove the effects of charging or discharging the 50pF capacitor. This means that the times quoted in the timing characteristics are the true bus relinquish times of the part and as such are independent of external bus loading capacitances.

 $^{^5}$ Refer to the section, "Standby Mode Operation". The MAX specification of 6ms is valid when using a $0.1\mu F$ decoupling capacitor on the V_{REF} pin.

Preliminary Technical Data

AD7865

ABSOLUTE MAXIMUM RATINGS*
$(T_A = +25^{\circ}C \text{ unless otherwise noted})$
V_{DD} to AGND0.3 V to +7V
$V_{\rm DD}$ to DGND0.3 V to +7V
Analog Input Voltage to AGND±20V
Reference Input Voltage to AGND0.3V to V _{DD} +0.3V
Digital Input Voltage to DGND0.3V to V _{DD} +0.3V
Digital Output Voltage to DGND0.3V to V _{DD} +0.3V
Operating Temperature Range

Commercial (A, B	Version)	-40° C to $+85^{\circ}$ C
Storage Temperature		
Junction Temperature	.	+150°C

PQFP Package, Power Dissipation	450mW
θ_{IA} Thermal Impedance	95°C/W
Lead Temperature, Soldering	
Vapor Phase (60 sec)	+215°C
Infared (15 sec)	


*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

CAUTION-

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD7865 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.

8

PIN CONFIGURATION PQFP



PIN FUNCTION DESCRIPTION

Pin	Mnemonic	Description
1	BUSY	Busy Output. The busy output is triggered high by the rising edge of CONVST and remains high until conversion is completed on all selected channels.
2	FRSTDATA	First Data Output. FRSTDATA is a logic output which, when high, indicates that the Output Data Register Pointer is addressing Register 1 - See Accessing the Output Data Registers
3	CONVST	Convert Start Input. Logic Input. A low to high transition on this input puts all track/hold's into their hold mode and starts conversion on the selected channels. In addition, the state of the Channel Sequence Selection is also latched on the rising edge of $\overline{\text{CONVST}}$.
4	CS	Chip Select Input. Active low logic input. The device is selected when this input is active.
5	RD	Read Input. Active low logic input which is used in conjunction with \overline{CS} low to enable the data outputs. Ensure the \overline{WR} pin is at logic high while performing a read operation.
6	WR	Write Input. A rising edge on the \overline{WR} input, with \overline{CS} low and \overline{RD} high, latches the logic state on DB0 to DB3 into the channel select register.
7	CLK IN/SL1	Conversion Clock Input/Hardware Channel Select. The function of this pin depends upon the \overline{H}/S SEL input. When the \overline{H}/S SEL input is high (choosing software control of the channel selection sequence), this pin assumes its CLK IN function. CLK IN is an externally applied clock which allows the user to control the conversion rate of the AD7865. Each conversion needs fifteen clock cycles in order for the conversion to be completed. The clock should have a duty cycle which is no worse than 60/40. See Using an External Clock.
		When the \overline{H}/S SEL input is low (choosing hardware control of the channel conversion sequence), this pin assumes its Hardware Channel Select function. The SL1 input determines whether Channel 1 is included in the channel conversion sequence. The selection is latched on the rising edge of \overline{CONVST} . See Selecting a conversion sequence.
8	ĪNT/EXT CLK/SL2	Internal/External Clock/Hardware Channel Select. The function of this pin depends upon the \overline{H}/S SEL input. When the \overline{H}/S SEL input is high (choosing software control of the channel selection sequence), this pin assumes its \overline{INT}/EXT CLK function. When \overline{INT}/EXT CLK is at a logic 0, the AD7865 uses its internally generated master clock. When \overline{INT}/EXT CLK is at logic 1, the master clock is generated externally to the device and applied to CLK IN.
		When the \overline{H}/S SEL input is low (choosing hardware control of the channel conversion sequence), this pin assumes its Hardware Channel Select function. The SL2 input determines whether Channel 2 is included in the channel conversion sequence. The selection is latched on the rising edge of \overline{CONVST} . See Selecting a conversion sequence.
9 -10	SL3 - SL4	Hardware Channel Select. The SL3 input determines whether Channel 3 is included in the channel conversion sequence while SL4 determines whether Channel 4 is included in the channel conversion sequence. When the pin is at logic 1 the channel is included in the conversion sequence. When the pin is at logic 0 the channel is excluded from the conversion sequence. The selection is latched on the rising edge of CONVST. See Selecting a conversion sequence.
11	⊞/S SEL	Hardware/Software Select Input. When this pin is at a logic 0, the AD7865 conversion sequence selection is controlled via the SL1 - SL4 input pins and runs off an internal clock. When this pin is at logic 1, the sequence is controlled via the channel select register. See Selecting a conversion sequence.

-6-

Prelim B 7/98

	Π	
12	AGND	Analog Ground. General analog ground. This AGND pin should be connected to the system's AGND plane.
13-16	V_{IN4X} , V_{IN3X}	Analog Inputs. See Analog Input Section.
17	AGND	Analog Ground. Analog Ground reference for the attenuator circuitry. This AGND pin should be connected to the system's AGND plane.
18-21	V_{IN2X} , V_{IN1X}	Analog Inputs. See Analog Input Section.
22	STBY	Standby Mode Input. TTL-compatible input which is used to put the device into the power save or standby mode. The \overline{STBY} input is high for normal operation and low for standby operation.
23	V _{REF} AGND	Reference Ground. Ground reference for the part's on-chip reference buffer. The $V_{\text{REF}}AGND$ pin should be connected to the system's AGND plane.
24	$ m V_{REF}$	Reference Input/Output. This pin is provides access to the internal reference (2.5V \pm 20mV) and also allows the internal reference to be overdriven by an external reference source (2.5V \pm 5%) . A 0.1µF decoupling capacitor should be connected between this pin and AGND.
25	$AV_{ m DD}$	Analog Positive Supply Voltage, +5.0 V ±5%.
26	AGND	Analog Ground. Analog Ground reference for the DAC circuitry.
27 - 34	DB13- DB6	Data Bit 13 is the MSB, followed by Data Bit 12 to Data Bit 6. Three-state TTL outputs. Output coding is 2's complement.
35	$\mathrm{DV}_{\mathrm{DD}}$	Positive Supply Voltage for Digital section, +5.0V $\pm 5\%$. A 0.1 μF decoupling capacitor should be connected between this pin and AGND. Both DV _{DD} and AV _{DD} should be externally tied together.
36	$ m V_{DRIVE}$	This pin provides the positive supply voltage for the output drivers (DB0 to DB11), BUSY, $\overline{\rm EOC}$ and FRSTDATA. It is normally tied to DV _{DD} . V _{DRIVE} should be decoupled with a 0.1µF capacitor. It allows improved performance when reading during the conversion sequence. Also, the output data drivers may be powered by a $3V\pm10\%$ supply to facilitate interfacing to $3V$ processors and DSPs.
37	DGND	Digital Ground. Ground reference for Digital circuitry. This DGND pin should be connected to the system's AGND plane at the AGND pin.
38, 39	DB5, DB4	Data Bit 5 to Data Bit 4. Three-state TTL outputs.
40 - 43	DB3 - DB0	Data Bit 3 to Data Bit 0. Bidirectional data pins. When a read operation takes place, these pins are Three-state TTL outputs. The channel select register is programmed with the data on the DB0 - DB3 pins with standard \overline{CS} and \overline{WR} signals. DB0 represents channel 1 and DB3 represents channel 4.
44	EOC	End-of-Conversion. Active low logic output indicating conversion status. The end of each conversion in a conversion sequence is indicated by a low-going pulse on this line.

TERMINOLOGY

Signal to (Noise + Distortion) Ratio

This is the measured ratio of signal to (noise + distortion) at the output of the A/D converter. The signal is the rms amplitude of the fundamental. Noise is the rms sum of all nonfundamental signals up to half the sampling frequency ($f_s/2$), excluding dc. The ratio is dependent upon the number of quantization levels in the digitization process; the more levels, the smaller the quantization noise. The theoretical signal to (noise +distortion) ratio for an ideal N-bit converter with a sine wave input is given by:

Signal to (Noise + Distortion) = (6.02N + 1.76) dB Thus for a 14-bit converter, this is 86.04 dB.

Total Harmonic Distortion

Total harmonic distortion (THD) is the ratio of the rms sum of harmonics to the fundamental. For the AD7865 it is defined as:

THD (dB) =
$$20 \log \frac{\sqrt{V_2^2 + V_3^2 + V_4^2 + V_5^2 + V_6^2}}{V_1}$$

where V_1 is the rms amplitude of the fundamental and V_2 , V_3 , V_4 , and V_5 are the rms amplitudes of the second through the fifth harmonics.

Peak Harmonic or Spurious Noise

Peak harmonic or spurious noise is defined as the ratio of the rms value of the next largest component in the ADC output spectrum (up to $f_s/2$ and excluding dc) to the rms value of the fundamental. Normally, the value of this specification is determined by the largest harmonic in the spectrum, but for parts where the harmonics are buried in the noise floor, it will be a noise peak.

Intermodulation Distortion

With inputs consisting of sine waves at two frequencies, fa and fb, any active device with nonlinearities will create distortion products at sum and difference frequencies of mfa \pm nfb where m,n = 0,1,2,3, etc. Intermodulation terms are those for which neither m or n are equal to zero. For example, the second order terms include (fa + fb) and (fa - fb), while the third order terms include (2fa + fb), (2fa - fb), (fa + 2fb) and (fa - 2fb).

The AD7865 is tested using two input frequencies. In this case, the second and third order terms are of different significance. The second order terms are usually distanced in frequency from the original sine waves while the

third order terms are usually at a frequency close to the input frequencies. As a result, the second and third order terms are specified separately. The calculation of the intermodulation distortion is as per the THD specification where it is the ratio of the rms sum of the individual distortion products to the rms amplitude of the fundamental expressed in dB's.

Channel to Channel Isolation

Channel-to-channel isolation is a measure of the level of crosstalk between channels. It is measured by applying a full-scale 50 kHz sine wave signal to all non selected input channels and determining how much that signal is attenuated in the selected channel. The figure given is the worst case across all four channels for the AD7865.

Relative Accuracy

Relative accuracy or endpoint nonlinearity is the maximum deviation from a straight line passing through the endpoints of the ADC transfer function.

Differential Nonlinearity

This is the difference between the measured and the ideal 1 LSB change between any two adjacent codes in the ADC.

Positive Gain Error

This is the deviation of the last code transition (01.....110 to 01.....111) from the ideal 4 x VREF - 3/2 LSB (AD7865 at ± 10 V), 2 x VREF - 3/2 LSB (AD7865 at ± 5 V range) or VREF - 3/2 LSB (AD7865 at ± 2.5 V range) after the Bipolar Offset Error has been adjusted out.

Bipolar Zero Error

This is the deviation of the mid-scale transition (all 0's to all 1's) from the ideal AGND - 1/2 LSB.

Negative Gain Error

This is the deviation of the first code transition (10.....000 to 10.....001) from the ideal -4 x VREF + 1/2 LSB (AD7865 at ± 10 V), -2 x VREF + 1/2 LSB (AD7865 at ± 5 V range) or -VREF + 1/2 LSB (AD7865 at ± 2.5 V range) after Bipolar Zero Error has been adjusted out.

Track/Hold Acquisition Time

Track/Hold acquisition time is the time required for the output of the track/hold amplifier to reach its final value, within $\pm 1/2$ LSB, after the end of conversion (the point at which the track/hold returns to track mode). It also applies to situations where there is a step input change on the input voltage applied to the selected $V_{\rm INXA/VINXB}$ input of the AD7865. It means that the user must wait for the duration of the track/hold acquisition time after the end of conversion or after a step input change to $V_{\rm INXA/VINXB}$ before starting another conversion, to ensure that the part operates to specification.

CONVERTER DETAILS

The AD7865 is a high speed, low power, four-channel simultaneous sampling 14-bit A/D converter that operates from a single +5 V supply. The part contains a $2.5 \mu s$ successive approximation ADC, four track/hold amplifiers, an internal +2.5 V reference and a high speed parallel interface. There are 4 analog inputs which can be sampled simultaneously thus preserving the relative phase information of the signals on all four analog inputs. Thereafter, conversions will be completed on the selected subset of the four channels. The part accepts an analog input range of ±10V or ±5V (AD7865-1) or ±2.5V (AD7865-3). Overvoltage protection on the analog inputs for the part allows the input voltage to go to ±20 V, -5V to +20V respectively without causing damage. The AD7865 has two operating modes Reading Between Conversions and Reading after the Conversion Sequence. These modes are discussed in more detail in the Timing and Control Section.

A conversion is initiated on the AD7865 by pulsing the CONVST input. On the rising edge of CONVST, all four on-chip track/holds are placed into hold simultaneously and the conversion sequence is started on all the selected channels. Channel selection is made via the SL1 -SL4 pins if \overline{H}/S SEL is logic zero or via the channel select register if \overline{H}/S SEL is logic one - see Selecting a Conversion Sequence. The channel select register is programmed with via the bidirectional data lines DB0 -DB3 and a standard write operation. The selected conversion sequence is latched on the rising edge of CONVST so changing a selection will only take effect once a new conversion sequence is initiated. The BUSY output signal is triggered high on the rising edge of CONVST and will remain high for the duration of the conversion sequence. The conversion clock for the part is generated internally using a laser-trimmed clock oscillator circuit. There is also the option of using an external clock, by tying the INT/EXT CLK pin logic high, and applying an external clock to the CLKIN pin. However the optimum throughput is obtained by using the internally generated clock see Using an External Clock. The \overline{EOC} signal indicates the end of each conversion in the conversion sequence. The BUSY signal indicates the end of the full conversion sequence and at this time all four Track and Holds return to tracking mode. The conversion results can either be read at the end of the full conversion sequence (indicated by BUSY going low) or as each result becomes available (indicated by \overline{EOC} going low). Data is read from the part via a 14-bit parallel data bus with standard CS and RD signals - see Timing and Control.

Conversion time for each channel of the the AD7865 is $2.5\mu s$ and the track/hold acquisition time is $0.35 \, \mu s$. To obtain optimum performance from the part, the read operation should not occur during a channel conversion or during the 100 ns prior to the next \overline{CONVST} rising edge. This allows the part to operate at throughput rates up to 100 kHz for all four channels and achieve data sheet specifications.

Track/Hold Section

The track/hold amplifier's on the AD7865 allows the ADC's to accurately convert an input sine wave of full-

scale amplitude to 14-bit accuracy. The input bandwidth of the track/hold is greater than the Nyquist rate of the ADC even when the ADC is operated at its maximum throughput rate of 350kSPS (i.e., the track/hold can handle input frequencies in excess of 175kHz).

The track/hold amplifier's acquire input signals to 14-bit accuracy in less than 350ns. The operation of the track/ hold's are essentially transparent to the user. The four track/hold amplifiers sample their respective input channels simultaneously, on the rising edge of CONVST. The aperture time for the track/hold's (i.e., the delay time between the external CONVST signal and the track/hold actually going into hold) are typically 15 ns and, more importantly, is well matched across the four track/holds on one device and also well matched from device to device. This allows the relative phase information between different input channels to be accurately preserved. It also allows multiple AD7865s to sample more than four channels simultaneously. At the end of a conversion sequence, the part returns to its tracking mode. The acquisition time of the track/hold amplifier's begin at this point.

Reference Section

The AD7865 contains a single reference pin, labelled $V_{\rm REF}$, which either provides access to the part's own +2.5 V reference or allows an external +2.5 V reference to be connected to provide the reference source for the part. The part is specified with a +2.5 V reference voltage. Errors in the reference source will result in gain errors in the AD7865's transfer function and will add to the specified full-scale errors on the part. It will also result in an offset error injected in the attenuator stage.

The AD7865 contains an on-chip +2.5 V reference. To use this reference as the reference source for the AD7865, simply connect a 0.1 μF disc ceramic capacitor from the V_{REF} pin to AGND. The voltage that appears at this pin is internally buffered before being applied to the ADC. If this reference is required for use external to the AD7865, it should be buffered as the part has a FET switch in series with the reference output resulting in a source impedance for this output of $6k\Omega$ nominal. The tolerance on the internal reference is $\pm 10~\text{mV}$ at 25°C with a typical temperature coefficient of 25 ppm/°C and a maximum error over temperature of $\pm 20~\text{mV}$.

If the application requires a reference with a tighter tolerance or the AD7865 needs to be used with a system reference, then the user has the option of connecting an external reference to this $V_{\rm REF}$ pin. The external reference will effectively overdrive the internal reference and thus provide the reference source for the ADC. The reference input is buffered before being applied to the ADC with the maximum input current of $\pm 100~\mu A$. Suitable reference sources for the AD7865 include the AD680, AD780, REF192 and REF43 precision +2.5 V references.

CIRCUIT DESCRIPTION

Analog Input Section

The AD7865 is offered as two part types, the AD7865-1 where each input can be configured for ±10 V or a ±5 V input voltage range and the AD7865-3 which handles input voltage range ±2.5 V.

Prelim B 7/98

AD7864-1

Figure 3 shows the analog input section of the AD7865-1. Each input can be configured for ± 5 V or ± 10 V operation on the AD7865-1. For ± 5 V operation, the $V_{\rm INXA}$ and $V_{\rm INXB}$ inputs are tied together and the input voltage is applied to both. For ± 10 V operation, the $V_{\rm INXB}$ input is tied to AGND and the input voltage is applied to the $V_{\rm INXA}$ input. The $V_{\rm INXA}$ and $V_{\rm INXB}$ inputs are symmetrical and fully interchangeable. Thus for ease of PCB layout on the ± 10 V range, the input voltage may be applied to the $V_{\rm INXB}$ input while the $V_{\rm INXA}$ input is tied to AGND.




Figure 3. AD7865-1 Analog Input Structure

For the AD7865-1, R1 = 6 k Ω , R2 = 24 k Ω , R3 = 24 k Ω and R4 = 12 k Ω . The resistor input stage is followed by the high input impedance stage of the track/hold amplifier.

The designed code transitions take place midway between successive integer LSB values (i.e., 1/2 LSB, 3/2 LSBs, 5/2 LSBs etc.) LSB size is given by the formula, 1 LSB = FSR/16384. For the ± 5 V range, 1 LSB = 10 V/16384= 610.4 μ V. For the ± 10 V range, 1 LSB = 20 V/16384 = 1.22 mV. Output coding is 2s complement binary with 1 LSB = FS/16384. The ideal input/output transfer function for the AD7865-1 is shown in Table I.

TABLE I. IDEAL INPUT/OUTPUT CODE TABLE FOR THE AD7865-1

Analog Input ¹	Digital Output Code Transition
+FSR/2 - 3/2 LSB ²	011 110 to 011 111
+FSR/2 - 5/2 LSBs	011 101 to 011 110
+FSR/2 - 7/2 LSBs	011 100 to 011 101
AGND + 3/2 LSB	000 001 to 000 010
AGND + 1/2 LSB	000 000 to 000 001
AGND – 1/2 LSB	111 111 to 000 000
AGND - 3/2 LSB	111 110 to 111 111
-FSR/2 + 5/2 LSBs	100 010 to 100 011
-FSR/2 + 3/2 LSBs	100 001 to 100 010
-FSR/2 + 1/2 LSB	100 000 to 100 001

NOTES

 ^{1}FSR is full-scale range and is 20 V for the ±10 V range and 10 V for the ±5 V range, with VREF = ±2.5 V.

 21 LSB = FSR/16384 = 1.22 mV (±10 V - AD7865-1) and 610.4 $\,\mu V$ (±5 V - AD7865-1) with VREF = +2.5 V.

AD7865-3

Figure 4 shows the analog input section of the AD7865-3. The analog input range is ± 2.5 V on the $V_{\rm INIA}$ input. The $V_{\rm INIB}$ input can be left unconnected but if it is connected to a potential then that potential must be AGND.




Figure 4. AD7865-3 Analog Input Structure

For the AD7865-3, R1 = 6 k Ω and R2 = 6 k Ω . As a result, the $V_{\rm INIA}$ input should be driven from a low impedance source. The resistor input stage is followed by the high input impedance stage of the track/hold amplifier.

The designed code transitions take place midway between successive integer LSB values (i.e., 1/2 LSB, 3/2 LSBs, 5/2 LSBs etc.) LSB size is given by the formula, 1 LSB = FSR/16384. Output coding is 2s complement binary with 1 LSB = FS/16384 = $5 \text{ V}/16384 = 610.4 \ \mu\text{V}$. The ideal input/output transfer function for the AD7865-3 is shown in Table II.

TABLE II. IDEAL INPUT/OUTPUT CODE TABLE FOR THE AD7865-3

Analog Input ¹	Digital Output Code Transition
+FSR/2 - 3/2 LSB ²	011 110 to 011 111
+FSR/2 - 5/2 LSBs	011 101 to 011 110
+FSR/2 - 7/2 LSBs	011 100 to 011 101
AGND + 3/2 LSB	000 001 to 000 010
AGND + 1/2 LSB	000 000 to 000 001
AGND - 1/2 LSB	111 111 to 000 000
AGND - 3/2 LSB	111 110 to 111 111
-FSR/2 + 5/2 LSBs	100 010 to 100 011
-FSR/2 + 3/2 LSBs	100 001 to 100 010
-FSR/2 + 1/2 LSB	100 000 to 100 001

NOTES

¹FSR is full-scale range is 5 V, with VREF = +2.5 V.

 21 LSB = FSR/16384 = 610.4 $\,\mu V$ (±2.5 V - AD7865-3) with VREF = +2.5 V.

SELECTING A CONVERSION SEQUENCE

Any subset of the four channels VIN1 to VIN4 can be selected for conversion. The selected channels are converted in an assending order. For example if the channel selection includes VIN4, VIN1 and VIN3 then the conversion sequence will be VIN1, VIN3 and then VIN4. The conversion sequenceselection my be made by using either the hardware channel select input pins SL1 through SL4 (if \overline{H}/S is tied low) or programming the channel select register (if \overline{H}/S is tied high). A logic high on a hardward channel select pin (or logic one in the channel select register) when CONVST goes logic high, marks the associated analog input channel for inclusion in the conversion sequence.

Figure 5 shows the arrangement used. The \overline{H}/S SEL controls a multiplexer which select s the source of the conversion sequence information, i.e. from the Hardware channel select pins (SL1 to SL4) or from the channel selection register. When a conversion is started the output from the multiplexer is latched until the end of the conversion sequence. The data bus bits DB0 to DB3 (DB0 representing channel 1 through DB3 representing channel 4.) are bidirectional and become inputs to the

channel select register when \overline{RD} is logic high and \overline{CS} and \overline{WR} are logic low. The logic state on DB0 to DB3 is latched into the channel select register when \overline{WR} goes logic high. Figure 6 shows the loading sequence for channel selection using software control.




Figure 5. AD7865 Channel Select Inputs & Registers




Figure 6. Channel Selection via Software Control

TIMING AND CONTROL

Reading Between Each Conversion in the Conversion Sequence

Figure 7 shows the timing and control sequence required to obtain the optimum throughput rate from the AD7865. To obtain the optimum throughput from the AD7865 the user must read the result of each conversion as it becomes available. The timing diagram in figure 5 shows a read operation each time the \overline{EOC} signal goes logic low. The timing in figure 7 shows a conversion on all four analog channels (SL1 to SL4 = 1, see Selecting a Conversion Sequence), hence there are four \overline{EOC} pulses and four read operations to access the result of each of the four conversions.

A conversion is initiated on the rising edge of $\overline{\text{CONVST}}$.




Figure 7. Timing Diagram for Reading During Conversion

This places all four track/holds into hold simultaneously. New data from this conversion sequence is available for the first channel selected $(A_{\rm IN1})$ 1.65µs later. The conversion on each subsequent channel is completed at 1.65 µs intervals. The end of each conversion is indicated by the falling edge of the $\overline{\rm EOC}$ signal. The BUSY output signal indicates the end of conversion for all selected channels (four in this case).

Data is read from the part via a 14-bit parallel data bus with standard \overline{CS} and \overline{RD} signals. The \overline{CS} and \overline{RD} inputs are internally gated to enable the conversion result onto the data bus. The data lines DB0 to DB13 leave their high impedance state when both \overline{CS} and \overline{RD} are logic low. Therefore \overline{CS} may be permanently tied logic low and the RD signal used to access the conversion result. Since each conversion result is latched into its output data register at the same time EOC goes logic low a further option would be to tie the EOC and RD pins together with CS tied logic low and use the rising edge of EOC to latch the conversion result. Although the AD7865 has some special features which permit reading during a conversion (,e.g. a separate supply for the output data drivers, V_{DRIVE}), for optimum performance it is recommended that the read operation be completed when EOC is logic low, i.e. before the start of the next conversion. Although figure 7 shows the read operation taking place during the EOC pulse, a read operation can take place at any time. Figure 7 shows a timing specification called "Quiet Time". This is the amount of time which should be left after a read operation and before the next conversion is initiated. The quiet time depends heavily on data bus capacitance but a figure of 50ns to 100ns is typical.

The signal labeled FRSTDATA (First Data Word) indicates to the user that the pointer associated with the output data registers is pointing to the first conversion result by going logic high. The pointer is reset to point to the first data location (i.e. first conversion result,) at the end of the first conversion just prior to \overline{EOC} going low. The pointer is incremented to point to the next register (next conversion result) by a rising edge of \overline{RD} only if that conversion result is available. If a read takes place before the next conversion is complete (as shown in figure 7) then the pointer is incremented at the end of that conversion when the \overline{EOC} pulse goes low. Hence FRSTDATA in figure 7 is seen to go low just after to the second EOC pulse. Repeated read operations during a conversion will continue to access the data at the current pointer location until the pointer is incremented at the end of that conversion. Note FRSTDATA has an indeterminate logic state after initial power up. This means that for the first conversion sequence after power up, the FRSTDATA logic output may already be logic high before the end of the first conversion. This condition is indicated by the dashed line in figure 8. Also the FRSTDATA logic output may already be high as a result of the previous read sequence as is the case after the fourth read in figure 7. The forth read (rising edge of RD) resets the pointer to the first data locatiocation. There FRSTDATA is already high when the next conversion sequence is initiated. See Accessing the Output Data Registers.




Figure 8. Timing Diagram, Reading After the Conversion Sequence

Reading After the Conversion Sequence

Figure 8 shows the same conversion sequence as figure 7, however in this case the results of the four conversions (on VIN1 to VIN4) are read after all conversions have finished, i.e. when BUSY goes logic low. The FRSTDATA signal goes logic high at the end of the first conversion just prior to \overline{EOC} going logic low. As mentioned previously FRSTDATA has an indeterminate state after initial power up, therefore FRSTDATA may already be logic high. Unlike the case when reading during a conversion the output data register pointer is incremented on the rising edge of \overline{RD} because the next conversion result is available in this case. This means FRSTDATA will go logic low after the first rising edge on RD. Successive read operations will access the remaining conversion results in an ascending channel order. Each read operation increments the output data register pointer. The read operation which accesses the last conversion result causes the output data register pointer to be reset so that the next read operation will access the first conversion result again. This is shown in Figure 8 with the fifth read after BUSY goes low accessing the result of the conversion on VIN1. Thus the output data registers acts as a circular buffer in which the conversion results may be continually accessed. The FRSTDATA signal will go high when the first conversion result available. Data is enabled onto the data bus DB0 to DB13 using $\overline{\text{CS}}$ and \overline{RD} . Both \overline{CS} and \overline{RD} have the same functionality as described in the previous section. There are no restrictions or performance implications associated to the position of

the read operations after BUSY goes low, however there is a minimum time between read operations which must be adhered to. Notice also that a "Quiet Time" is needed before the start of the next conversion sequence.

Using an External Clock

With the \overline{H}/S SEL pin tied to logic 1 the AD7865 will expect to be driven from and external clock. The highest external clock frequency allowed is 5Mhz. This means a conversion time of 2.8 µs compared to 1.65µs using the internal clock. However in some instances it may be useful to use an external clock when high throughput rates are not required. For example two or more AD7865s may be synchronized by using the same external clock for all devices. In this way there is no latency between output logic signals like EOC due to differences in the frequency of the internal clock oscillators. Figure 9 shows how the various logic outputs are synchronized to the CLK signal. Each conversion requires 16 clocks. The output data register pointer is reset to point to the first register location on the falling edge of the 14th clock cycle of the first conversion in the conversion sequence - See Accessing the Output Data Registers. At this point the logic output FRSTDATA goes logic high. The result of the first conversion is transferred to the output data registers on the falling edge of the 14th clock cycle. The FRSTDATA signal is reset on the falling edge of the 14th clock cycle of the next conversion, i.e. when the result of the second conversion is transferred to its output data register. As mentioned previously the pointer is incremented by the rising edge of the RD signal, however the pointer will only be incremented if the result of the conversion (,in this case the second conversion,) is available. The EOC signal goes logic low on the falling edge of the 14th clock cycle and is reset high again on the falling edge of the 14 clock cycle.




Figure 9. Using an External Clock

is left in Standby for periods of time greater than 1 millisecond the part will require more than 2µs to wake up. For example after inital power up, using the internal reference the AD7865 takes 6ms to power up. The maximum throughput rate which can be achieved when powering down between conversions is $1/(t_{BUSY} + 2µs) = 100kSPS$ approximately. When operating the AD7865 in a Standby mode between conversions the power savings can be significant. For example with a throughput rate of 10kSPS the AD7865 will be powered down $(I_{DD} = 5µA)$ for 90µs out of every 100µs. See figure 10 below. Therefore the average power consumption drops to (125/10)mW or 12.5mW approximately.

Standby Mode Operation

The AD7865 has a Standby Mode where by the device can be placed in a low current consumption mode (5µA typ). The AD7865 is placed in Standby by bringing the logic input STBY low. The AD7865 can be powered again up for normal operation by bringing STBY logic high. The output data buffers are still operational while the AD7865 is in Standby. This means the user can still continue to access the conversion results while the AD7865 is in Standby. This feature can be used to reduce the average power consumption in a system using low throughput rates. To reduce the average power consumption the AD7865 can be placed in Standby at the end of each conversion sequence, i.e. when BUSY goes low and taken out of Standby again prior to the start of the next conversion sequence. The time it takes the AD7865 to come out of Standby is called the "wake up" time. This wake-up time will limit the maximum throughput rate at which the AD7865 can be operated when powering down between conversions. The AD7865 will wake-up in approximately 2μs when using an external reference. The "wake-up" time 218 also 2 us when the standby time is less than 1 millisecond while using the internal reference. Figure 12 Shows the wake up time of the AD7865 for standby times greater than 1 millisecond. Note when the AD7865





Figure 10. Power Down between Conversion Sequences




11. Power Up time Vs Standby Time using the On-Chip
Reference

Accessing the Output Data Registers

There are four Output Data Registers, one for each of the four possible conversion results from a conversion sequence. The result of the first conversion in a conversion sequence is placed in register 1 and the second result is placed in register number 2 and so on. For example if the conversion sequence VIN1, VIN3 and VIN4 is selected (see Selecting A Conversion Sequence) then the results of the conversion on VIN1, VIN3 and VIN4 are placed in registers 1 to 3 respectively. The Output Data register pointer is reset to point to register 1 at the end of the first conversion in the sequence, just prior to EOC going low. At this point the logic output FRSTDATA will go logic high to indicate that the output data register pointer is addressing register number 1. When \overline{CS} and \overline{RD} are both logic low the contents of the addressed register are enabled onto the data bus (DB0-DB11).

When reading the output data registers after a conversion sequence, i.e. when BUSY goes low, the register pointer is incremented on the rising edge of the \overline{RD} signal as shown in figure 13. However when reading the conversion results between conversions in a conversion sequence the pointer will not be incremented until a valid conversion result is in the register to be addressed. In this case the pointer is incremented when the conversion has ended and the result has been transferred to the output data register. This happens when \overline{EOC} goes low, therefore \overline{EOC} may be used to enable the register contents onto the data bus as described in Reading Between Conversions in the Conversion Sequence. The Pointer is reset to point to register 1 on the rising edge of the \overline{RD} signal when the last conversion result in the sequence is being read. In the example shown in figure 12 this means the pointer is set to register 1 when the contents of register 3 are read.



*THE POINTER WILL NOT BE INCREMENTED BY A RISING EDGE ON RD UNTIL THE CONVERSION RESULT IS IN THE OUTPUT DATA REGISTER. THE POINTER IS RESET WHEN THE LAST CONVERSION RESULT IS READ

Figure 12. Output Data Registers

OFFSET AND FULL-SCALE ADJUSTMENT

In most Digital Signal Processing (DSP) applications, offset and full-scale errors have little or no effect on system performance. Offset error can always be eliminated in the analog domain by ac coupling. Full-scale error effect is linear and does not cause problems as long as the input signal is within the full dynamic range of the ADC. Invariably, some applications will require that the input signal to span the full analog input dynamic range. In such applications, offset and full-scale error will have to be adjusted to zero.

Figure 13 shows a typical circuit which can be used to adjust the offset and full-scale errors on the AD7865 ($V_{\rm A1}$ on the AD7865-1 version is shown for example purposes only). Where adjustment is required, offset error must be adjusted before full-scale error. This is achieved by trimming the offset of the op amp driving the analog input of the AD7865 while the input voltage is a 1/2 LSB below analog ground. The trim procedure is as follows: apply a voltage of -610 μ V (-1/2 LSB) at $V_{\rm A1}$ and adjust the op amp offset voltage until the ADC output code flickers between 1111 1111 1111 and 0000 0000 0000.

Gain error can be adjusted at either the first code transition (ADC negative full scale) or the last code transition (ADC positive full scale). The trim procedures for both cases are as follows:

Positive Full-Scale Adjust

Apply a voltage of +9.9982 V (FS/2 - 3/2 LSBs) at $V_{\rm Al}.$ Adjust R2 until the ADC output code flickers between 01 1111 1111 1110 and 01 1111 1111 1111.

Negative Full-Scale Adjust

Apply a voltage of -9.9994 V (-FS+1/2 LSB) at $V_{\rm Al}$ and adjust R2 until the ADC output code flickers between 10 0000 0000 0000 and 10 0000 0000 0001.

An alternative scheme for adjusting full-scale error in systems which use an external reference is to adjust the voltage at the VREF pin until the full-scale error for any of the channels is adjusted out. The good full-scale matching of the channels will ensure small full-scale errors on the other channels.




Figure 13. AD7865 Full-Scale Adjust Circuit

AD7865 DYNAMIC SPECIFICATIONS

The AD7865 is specified and 100% tested for dynamic performance specifications as well as traditional dc specifications such as Integral and Differential Nonlinearity. These ac specifications are required for the signal processing applications such as phased array sonar, adaptive filters and spectrum analysis. These applications require information on the ADC's effect on the spectral content of the input signal. Hence, the parameters for which the AD7865 is specified include SNR, harmonic distortion, intermodulation distortion and peak harmonics. These terms are discussed in more detail in the following sections.

Signal-to-Noise Ratio (SNR)

SNR is the measured signal to noise ratio at the output of the ADC. The signal is the rms magnitude of the fundamental. Noise is the rms sum of all the nonfundamental signals up to half the sampling frequency (fs/2) excluding dc. SNR is dependent upon the number of quantization levels used in the digitization process; the more levels, the smaller the quantization noise. The theoretical signal to noise ratio for a sine wave input is given by

$$SNR = (6.02N + 1.76) dB$$
 (1)

where N is the number of bits.

Thus for an ideal 14-bit converter, SNR = 86.04 dB.

Figure 14 shows a histogram plot for 8192 conversions of a dc input using the AD7865 with 5 V supply. The analog input was set at the center of a code transition. It can be seen that all the codes appear in the one output bin indicating very good noise performance from the ADC.




Figure 14. Histogram of 8192 Conversions of a DC Input

The output spectrum from the ADC is evaluated by applying a sine wave signal of very low distortion to the analog input. A Fast Fourier Transform (FFT) plot is generated from which the SNR data can be obtained. Figure 15 shows a typical 4096 point FFT plot of the AD7865 with an input signal of 99.9 kHz and a sampling frequency of 500 kHz. The SNR obtained from this graph is XX.X dB. It should be noted that the harmonics are taken into account when calculating the SNR.




Figure 15. AD7865 FFT Plot

Effective Number of Bits

The formula given in Equation 1 relates the SNR to the number of bits. Rewriting the formula, as in Equation 2, it is possible to get a measure of performance expressed in effective number of bits (N).

$$N = \frac{SNR - 1.76}{6.02}$$
 (2)

The effective number of bits for a device can be calculated directly from its measured SNR. Figure 16 shows a typical plot of effective number of bits versus frequency for an AD7864-2.




Figure 16. Effective Numbers of Bits vs. Frequency

Intermodulation Distortion

With inputs consisting of sine waves at two frequencies, fa and fb, any active device with nonlinearities will create distortion products at sum and difference frequencies of mfa \pm nfb where m, n = 0, 1, 2, 3 . . ., etc. Intermodulation terms are those for which neither m or n are equal to zero. For example, the second order terms include (fa + fb) and (fa - fb) while the third order terms include (2fa + fb), (2fa - fb), (fa + 2fb) and (fa - 2fb).

The AD7865 is tested using two input frequencies. In this case the second and third order terms are of different significance. The second order terms are usually distanced in frequency from the original sine waves while the third order terms are usually at a frequency close to the input frequencies. As a result, the second and third order terms are specified separately. The calculation of the intermodulation distortion is as per the THD specification where it is the ratio of the rms sum of the individual distortion products to the rms amplitude of the fundamental expressed in dBs. In this case, the input consists of two, equal amplitude, low distortion sine waves. Figure 17 shows a typical IMD plot for the AD7865.





Figure 17. AD7865 IMD Plot

AC Linearity Plots

The plots shown in Figure 18 below show typical DNL and INL for the AD7865.






Figure 18. AD7865 Typical DNL and INL Plots



Figure 19 - ENOB's of the AD7865 at 1MHz

MICROPROCESSOR INTERFACING

The high speed parallel interface of the AD7865 allows easy interfacing to most DSPs and microprocessors. The AD7865 interface of the AD7865 consists of the data lines (DB0 to DB13), \overline{CS} , \overline{RD} , \overline{WR} , \overline{EOC} and BUSY.

AD7865-ADSP-2100/2101/2102 Interface

Figure 20 shows an interface between the AD7865 and the ADSP-2100. The \overline{CONVST} signal can be generated by the ADSP-2100 or from some other external source. Figure 20 shows the \overline{CS} being generated by a combination of the \overline{DMS} signal and the address bus of the ADSP2100. In this way the AD7865 is mapped into the data memory speae of the ADSP2100.

The AD7865 BUSY line provides an interrupt to the ADSP-2100 when the conversion sequence is complete on all the selected channels. The conversion results can then be read from the AD7865 using successive read operations. Alternately, one can use the \overline{EOC} pulse to interrupt the ADSP-2100 when the conversion on each channel is complete when reading between each conversion in the conversion sequence (figure. 8). The AD7865 is read using the following instruction

MR0 = DM(ADC)

where MR0 is the ADSP-2100 MR0 register and ADC is the AD7865 address.




Figure 20. AD7865-ADSP-2100 Interface

AD7865-TMS320C5x Interface

Figure 21 shows an interface between the AD7865 and the TMS320C5x. As with the previous interfaces, conversion can be initiated from the TMS320C5x or from an external source and the processor is interrupted when the conversion sequence is completed. The \overline{CS} signal to the AD7865 drived from the DS signal and a decode of the address bus. This maps the AD7865 into external data memory. The RD signal from the TMS320 is used to enable the ADC data onto the data bus. The AD7865 has a fast parallel bus so there are no wait state requirements. The following instruction is used to read the conversion results from the AD7865:

IN D,ADC

where D is Data Memory address and ADC is the AD7865 address.




Figure 21. AD7865-TMS320C5x Interface

AD7864-MC68000 Interface

An interface between the AD7864 and the MC68000 is shown in Figure 22. The conversion can be initiated from the MC68000 or from an external source. The AD7865 BUSY line can be used to interrupt the processor or, alternatively, software delays can ensure that conversion has been completed before a read to the AD7865 is attempted. Because of the nature of its interrupts, the 68000 requires additional logic (not shown in Figure 22) to allow it to be interrupted correctly. For further information on 68000 interrupts, consult the 68000 users manual.

The MC68000 \overline{AS} and R/ \overline{W} outputs are used to generate a separate \overline{RD} input signal for the AD7865. \overline{CS} is used to drive the 68000 \overline{DTACK} input to allow the processor to execute a normal read operation to the AD7865. The conversion results are read using the following 68000 instruction:

MOVE.W ADC,D0

where D0 is the 68000 D0 register and ADC is the AD7865 address.




Figure 22. AD7865-MC68000 Interface

Vector Motor Control

The current drawn by a motor can be split into two components: one produces torque and the other produces magnetic flux. For optimal performance of the motor, these two components should be controlled independently. In conventional methods of controlling a three-phase motor, the current (or voltage) supplied to the motor and the frequency of the drive are the basic control variables. However, both the torque and flux are functions of current (or voltage) and frequency. This coupling effect can reduce the performance of the motor because, for example, if the torque is increased by increasing the frequency, the flux tends to decrease.

Vector control of an ac motor involves controlling phase in addition to drive and current frequency. Controlling the phase of the motor requires feedback information on the position of the rotor relative to the rotating magnetic field in the motor. Using this information, a vector controller mathematically transforms the three phase drive currents into separate torque and flux components. The AD7865, with its four-channel simultaneous sampling capability, is ideally suited for use in vector motor control applications.

A block diagram of a vector motor control application using the AD7865 is shown in Figure 23. The position of the field is derived by determining the current in each phase of the motor. Only two phase currents need to be measured because the third can be calculated if two phases are known. $V_{\rm IN1}$ and $V_{\rm IN2}$ of the AD7865 are used to digitize this information.

Simultaneous sampling is critical to maintain the relative phase information between the two channels. A current sensing isolation amplifier, transformer or Hall effect sensor is used between the motor and the AD7865. Rotor information is obtained by measuring the voltage from two of the inputs to the motor. $V_{\rm IN3}$ and $V_{\rm IN4}$ of the AD7865 are used to obtain this information. Once again the relative phase of the two channels is important. A DSP microprocessor is used to perform the mathematical transformations and control loop calculations on the information fed back by the AD7865.




Figure 23. Vector Motor Control Using the AD7865.

MULTIPLE AD7865s IN A SYSTEM

Figure 24 shows a system where a number of AD7865s can be configured to handle multiple input channels. This type of configuration is common in applications such as sonar, radar, etc. The AD7865 is specified with maximum limits on aperture delay match. This means that the user knows the difference in the sampling instant between all channels. This allows the user to maintain relative phase information between the different channels. The AD7865 has a maximum Aperture Delay Matching of ±4ns.

All AD7865's use the same external SAR clock (5MHz). Therefore the conversion time for all devices will be the same and so all devices may be read simulateously. The the example shown in Figure 24 the data outputs of two $\overline{AD7865}$'s are enabled onto a 32 bit wide data bus when \overline{EOC} goes low.




Figure 24. Multiple AD7864s in Multichannel System

-20- Prelim B 7/98

OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).

44-Lead Plastic Quad Flatpack (S-44)

