

# Energy Metering IC with pulse output

# **Preliminary Technical Data**

AD7755\*

#### **FEATURES**

High Accuracy, supports 50/60 Hz IEC 521/1036
Less than 0.3% error over a dynamic range of 500 to 1
The AD7755 supplies average real power on the frequency outputs F1 and F2

The high frequency output CF is intended for calibration and supplies instantaneous real power.

The Logic output REVP can be used to

indicate a potential mis-wiring or negative power Direct drive for electromechanical counters and two phase stepper motors (F1 and F2)

A PGA in the current channel allows the use of small values of shunt and burden resistance

Proprietary ADCs and DSP provide high accuracy over large variations in environmental conditions and time

On-Chip power supply monitoring

On-Chip creep protection (No load threshold)

On-Chip reference 2.5V±8% (55 ppm/°C typical)

with external overdrive capability

Single 5V Supply, Low power (15mW typical)
Low Cost CMOS Process

#### **GENERAL DESCRIPTION**

The AD7755 is a high accuracy electrical energy measurement IC which is intended for use with two-wire distribution

systems. The part specifications surpass the accuracy requirements as quoted in the IEC1036 standard.

The only analog circuitry used in the AD7755 is in the ADCs and reference circuit. All other signal processing (e.g., multiplication and filtering) is carried out in the digital domain. This approach provides superior stability and accuracy over extremes in environmental conditions and over time.

The AD7755 supplies Average Real Power information on the low frequency outputs F1 and F2. These logic outputs may be used to directly drive an electromechanical counter or interface to an MCU. The CF logic output gives instantaneous real power information. This output is intended to be used for calibration purposes.


The AD7755 includes a power supply monitoring circuit on the AVDD supply pin. The AD7755 will remain in a reset condition until the supply voltage on AVDD reaches 4V. If the supply falls below 4V the AD7755 will also be reset and no pulses will be issues on F1, F2 and CF.

Internal phase matching circuitry ensures that the voltage and current channels are phase matched whether the HPF in channel 1 is on or off.

An internal no load threshold ensures that the AD7755 does no exhibit any creep when there is no load.

The AD7755 is available in 24 Lead DIP and SSOP packages.

#### **FUNCTIONAL BLOCK DIAGRAM**



REV. PrD 4/99

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

\*Patents Pending.

One Technology Way, P.O. Box 9106, Norwood. MA 02062-9106, U.S.A. Tel: 617/329-4700 Fax: 617/326-8703

# $\textbf{AD7755--SPECIFICATIONS}^{1,3} \quad \text{(AV}_{DD} = DV_{DD} = 5V \pm 5\%, \text{ AGND} = DGND = 0V, \text{ On-Chip Reference, CLKIN} = 3.58\text{MHz, TMIN to TMAX} = -40^{\circ}\text{C to} +85^{\circ}\text{C)}$

| ADII 100 SI EUII 10A   |                 | CLKIN = 3.58MHz, TMIN to TMAX = -40°C to +85°C) |   |  |
|--|-----------------|---|---|--|
| Parameter  | A Version       | B Version                                       | Units                                   | Test Conditions/Comments   |
| ACCURACY <sup>1,2</sup>  |                 |   |   |  |
| Measurement Error <sup>1</sup> on Channel 1 and 2              |                 |   |   | One Channel with Full Scale Signal (±470mV)  |
| Gain = 1   | 0.3             | 0.2   | %Reading typ                            | Over a dynamic range 500 to 1  |
| Gain = 2   | 0.3             | 0.2   | %Reading typ                            | Over a dynamic range 500 to 1  |
| Gain = 2 $Gain = 8$  | 0.3             | 0.2   | %Reading typ                            | Over a dynamic range 500 to 1  |
|  |                 |   |   |  |
| Gain = 16  | 0.3             | 0.2   | %Reading typ                            | Over a dynamic range 500 to 1  |
| Phase Error <sup>1</sup> Between Channels<br>V1 Phase Lead 37° |                 |   |   | Line Frequency = 45Hz to 65Hz  |
| (PF = 0.8 Capacitive)  | ±0.1            | ±0.1  | Degrees(°) max                          | $AC/\overline{DC} = 0$ and $AC/\overline{DC} = 1$  |
| V1 Phase Lag 60°   |                 |   |   |  |
| (PF = 0.5 Inductive)   | ±0.1            | ±0.1  | Degrees(°) max                          | $AC/\overline{DC} = 0$ and $AC/\overline{DC} = 1$  |
| AC Power Supply Rejection <sup>1</sup>                         | 20.1            | 20.1  | Degrees() max                           | $AC/\overline{DC} = 0$ that $AC/\overline{DC} = 1$<br>$AC/\overline{DC} = 1$ , $S0=S1=1$ , $G0=G1=0$ |
|  | 0.01            | 0.01  | 0/10 1/1                                |  |
| Output Frequency Variation (CF)                                | 0.01            | 0.01  | %Reading typ                            | V1 = 100 mV rms, V2 = 100 mV rms, @ 50 Hz  |
|  |                 |   |   | Ripple on $AV_{DD}$ of 200mV rms @ 100Hz   |
| DC Power Supply Rejection <sup>1</sup>                         |                 |   |   | $AC/\overline{DC} = 1$ , $S0=S1=1$ , $G0=G1=0$   |
| Output Frequency Variation (CF)                                | 0.01            | 0.01  | %Reading typ                            | V1 = 100 mV rms, V2 = 100 mV rms,  |
| ( )  |                 |   | 9.71                                    | $AV_{DD} = AV_{DD} = 5V \pm 250 \text{mV}$   |
|  |                 |   |   | AV DD - AV DD - OV ± 200MV   |
| ANALOG INPUTS  |                 |   |   | See Analog Inputs Section  |
| Maximum Signal Levels  | ±1              | ±1  | V max                                   | V1P, V1N, V2N and V2P to AGND  |
| Input Impedance (DC)   | 400             |   | kΩ min                                  | CLKIN = 3.58 MHz   |
|  |                 | 400   |   |  |
| Bandwidth (-3dB)   | 14              | 14  | kHz typ                                 | CLKIN/256, $CLKIN = 3.58 MHz$  |
| ADC Offset Error <sup>1</sup>                                  | ±10             | ±10   | mV max                                  | See Terminology  |
| Gain Error <sup>1</sup>  | ±4              | ±4  | % Ideal typ                             | External 2.5V reference, Gain=1  |
|  |                 |   |   | V1=V2=470mV DC   |
| Gain Error Match <sup>1</sup>                                  | ±0.3            | ±0.3  | % Ideal typ                             | External 2.5V reference  |
| Guill Elifor iviated   | 20.0            | 20.0  | 70 Ideal typ                            | External 2.0 V reference   |
| REFERENCE INPUT  | , in the second |   |   |  |
| REF <sub>IN/OUT</sub> Input Voltage Range                      | 2.7             | 2.7   | V max                                   | 2.5 V +8%  |
| IN/OUT IMPAR VOICINGS THAT SE                                  | 2.3             | 2.3   | V min                                   | 2.5V -8%   |
| T .T 1   |                 |   | 1                                       | 2.3V -0/0  |
| Input Impedance  | 4               | 4   | kΩ min                                  | _  |
| Input Capacitance  | 10              | 10  | 10                                      | pF max   |
| ON CHIP DEFEDENCE  |                 |   |   | NI   |
| ON-CHIP REFERENCE  |                 |   |   | Nominal 2.5V   |
| Reference Error  | ±200            | ±200  | mV max                                  |  |
| Temperature Coefficient  | 35              | 35  | ppm/°C typ                              |  |
|  | 60              | 60  | ppm/°C max                              |  |
| a  |                 |   |   |  |
| CLKIN  |                 |   |   | Note all specifications for CLKIN of 3.58MHz   |
| Input Clock Frequency  | 4               | 4   | MHz max                                 |  |
|  | 1               | 1   | MHz min                                 |  |
|  |                 |   |   |  |
| LOGIC INPUTS <sup>4</sup>                                      |                 |   |   |  |
| SCF, S0, S1, $AC/\overline{DC}$ ,                              |                 |   |   |  |
| RESET, G0 and G1   |                 |   |   |  |
| Input High Voltage, V <sub>INH</sub>                           | 2.4             | 2.4   | V min                                   | $DV_{DD} = 5 V \pm 5\%$  |
|  |                 | 0.8   | V max                                   | $DV_{DD} = 5 V \pm 5\%$  |
| Input Low Voltage, V <sub>INL</sub>                            | 0.8             |   |   |  |
| Input Current, $I_{IN}$  | ±3              | ±3  | μA max                                  | Typically 10nA, $V_{IN} = 0V$ to $DV_{DD}$   |
| Input Capacitance, $C_{IN}$                                    | 10              | 10  | pF max                                  |  |
| LOGIC OUTPUTS <sup>4</sup>                                     |                 |   |   |  |
|  |                 |   |   |  |
| F1and F2   |                 |   |   |  |
| Output High Voltage, $V_{OH}$                                  |                 |   |   | $I_{SOURCE} = 10 \text{mA}$  |
|  | 4.5             | 4.5   | V min                                   | $DV_{DD} = 5V \pm 5\%$   |
| Output Low Voltage, V <sub>OL</sub>                            |                 |   |   | $I_{SINK} = 10 \text{mA}$  |
| i O-7 - OL   | 0.5             | 0.5   | V max                                   | $DV_{DD} = 5V \pm 5\%$   |
| CF and REVP  | 0.0             | "."   |   | טע   |
|  |                 |   |   | Τ Α  |
| Output High Voltage, $V_{OH}$                                  |                 | 1.  | L                                       | $I_{\text{SOURCE}} = 5\text{mA}$   |
|  | 4               | 4   | V min                                   | $DV_{DD} = 5V \pm 5\%$   |
| Output Low Voltage, Vol.                                       |                 |   |   | $I_{SINK} = 5mA$   |
| I U. OL  | 0.5             | 0.5   | V max                                   | $DV_{DD} = 5V \pm 5\%$   |
|  | 3.0             | 5.0   | , | 2.00 0.7.2.070   |

REV. PrD 4/99

**AD7755** 

| Parameter                   | A Version | B Version | Units  | Test Conditions/Comments  |
|-----------------------------|-----------|-----------|--------|---------------------------|
| POWER SUPPLY                |           |           |        | For specified Performance |
| $\mathrm{AV}_{\mathrm{DD}}$ | 4.75      | 4.75      | V min  | 5V - 5%                   |
|                             | 5.25      | 5.25      | V max  | 5V +5%                    |
| $\mathrm{DV}_{\mathrm{DD}}$ | 4.75      | 4.75      | V min  | 5V - 5%                   |
|                             | 5.25      | 5.25      | V max  | 5V +5%                    |
| $AI_{ m DD}$                | 3         | 3         | mA max | Typically 1.5 mA          |
| $\mathrm{DI}_{\mathrm{DD}}$ | 2         | 2         | mA max | Typically 1.5 mA          |

#### NOTES:


# AD7755 TIMING CHARACTERISTICS<sup>1,3</sup>

(AV  $_{DD}=$  DV  $_{DD}=$  5V  $\pm$  5%, AGND = DGND = 0V, On-Chip Reference, CLKIN = 3.58MHz, TMIN to TMAX = -40°C to +85°C)

| Parameter                   | A,B Versions    | Units | Test Conditions/Comments                          |
|-----------------------------|-----------------|-------|---|
| $t_1^{\ 3}$                 | 275             | ms    | F1 and F2 pulse width (logic low)                 |
| $t_{\scriptscriptstyle 2}$  | See Table III   | S     | Output pulse period. See AD7755 Transfer function |
| $t_3$                       | ½t <sub>2</sub> | S     | Time between F1 falling edge and F2 falling edge  |
| $t_4^{3,4}$                 | 90              | ms    | CF pulse width (logic high)                       |
| $t_{\scriptscriptstyle{5}}$ | See Table IV    | S     | CF pulse period. See AD7755 Transfer function     |
| <u>t</u> <sub>6</sub>       | CLKIN/4         | S     | Minimum time Between F1 and F2 Pulse              |

#### NOTES

<sup>&</sup>lt;sup>4</sup> The CF Pulse is always 1μs in the high frequency mode. See Frequency Outputs and Table IV.



#### **ORDERING GIUDE**

| Model     | Package Option* |
|-----------|-----------------|
| AD7755AN  | N-24            |
| AD7755BN  | N-24            |
| AD7755ARS | RS-24           |
| AD7755BRS | RS-24           |

<sup>\*</sup> N = Plastic DIP; RS = Shrink Small Outline Package

Figure 1. Timing Diagram for Frequency outputs

<sup>&</sup>lt;sup>1</sup> See Terminology Section for explaination of Specifications

<sup>&</sup>lt;sup>2</sup> See Plots in Typical Performance Graphs

<sup>&</sup>lt;sup>3</sup> Specifications subject to change without notice

<sup>&</sup>lt;sup>4</sup> Sample tested during initial release and after any redesign or process change that may affect this parameter.

<sup>&</sup>lt;sup>1</sup> Sample tested during initial release and after any redesign or process change that may affect this parameter.

<sup>&</sup>lt;sup>2</sup> See Figure 1.

<sup>&</sup>lt;sup>3</sup> The Pulse widths of F1, F2 and CF are not fixed for higher output frequencies. See *Frequency Outputs* 

#### ABSOLUTE MAXIMUM RATINGS\*

| $(T_A = +25^{\circ}C \text{ unless otherwise noted})$                                  |
|--|
| $AV_{DD}$ to AGND0.3 V to +7 V   |
| $DV_{DD}$ to DGND0.3 V to +7 V   |
| $DV_{DD}$ to $AV_{DD}$   |
| Analog Input Voltage to AGND   |
| $V_{1P}$ , $V_{1N}$ , $V_{2P}$ and $V_{2N}$ 6V to +6V                                  |
| Reference Input Voltage to AGND $-0.3 \text{ V}$ to AV <sub>DD</sub> + $0.3 \text{ V}$ |
| Digital Input Voltage to DGND $-0.3 \text{ V}$ to DV <sub>DD</sub> + $0.3 \text{ V}$   |
| Digital Output Voltage to DGND $-0.3 \text{ V}$ to DV <sub>DD</sub> + 0.3 V            |
| Operating Temperature Range  |
| Industrial (A,B Versions)40°C to +85°C   |
| Storage Temperature Range65°C to +150°C  |
| Junction Temperature+150°C   |
|  |

| 24Pin Plastic DIP, Power Dissipation | 450 mW  |
|--------------------------------------|---------|
| $\theta_{JA}$ Thermal Impedance      | 105°C/W |
| Lead Temperature, (Soldering 10 sec) | +260°C  |
| 24Pin SSOP, Power Dissipation        | 450 mW  |
| $\theta_{JA}$ Thermal Impedance      | 112°C/W |
| Lead Temperature, Soldering          |         |
| Vapor Phase (60 sec)                 | +215°C  |
| Infrared (15 sec)                    | +220°C  |
|                                      |         |

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **CAUTION**

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD7755 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



# **Terminology**

#### MEASUREMENT ERROR

The error associated with the energy measurement made by the AD7755 is defined by the following formula:

Percentage error =

Energy registered by the AD7755 - True Energy

True Energy

#### PHASE ERROR BETWEEN CHANNELS

The HPF (High Pass Filter) in channel 1 has a phase lead response. To offset this phase response and equalize the phase response between channels a phase correction network is also placed in channel 1. The phase correction network matches the phase to within  $\pm 0.1^\circ$  over a range of 45Hz to 65Hz and  $\pm 0.2^\circ$  over a range 40Hz to 1kHz.

#### POWER SUPPLY REJECTION

This quantifies the AD7755 measurement error as a percentage of reading when the power supplies are varied.

For the AC PSR measurement a reading at nominal supplies (5V) is taken. Then a 200mV rms/100Hz signal is introduced onto the supplies and a second reading obtained under with the same input signal levels. Any error introduced is expressed as a percentage of reading—see MEASUREMENT ERROR definition.

For the DC PSR measurement a reading at nominal supplies (5V) is taken. Then the supplies are varied  $\pm 5\%$  and a second reading is obtained with the same input signal levels. Any error introduced is again expressed as a percentage of reading.

#### ADC OFFSET ERROR

This refers to the DC offset associated with the analog inputs to the ADCs. It means that with the analog inputs connected to AGND the ADCs still see an analog input signal of  $\pm 10 mV$ . However, when the HPF is switched on the offset is removed from the current channel and the power calculation is not affected by this offset.

#### **GAIN ERROR**

The gain error of the AD7755 is defined as the difference between the measured output frequency (minus the offset) and the ideal output frequency. It is measured with a gain of 1 in channel V1. The difference is expressed as a percentage of the ideal frequency. The ideal frequency is obtained from the AD7755 transfer function—see AD7755 Transfer Function

#### **GAIN ERROR MATCH**

The Gain Error Match is defined as the gain error (minus the offset) obtained when switching between a gain of 1 and a gain of 2, 8, or 16. It is expressed as a percentage of the output frequency obtained under a gain of 1. This gives the gain error observed when the gain selection is changed from 1 to 2, 8 or 16.

# **Characteristic Curves**

TBD

**TBD** 

Figure 2. AD7755 Error as a % of Reading (Gain = 1)

Figure 3. AD7755 Error as a % of Reading (Gain = 2)

**TBD** 

**TBD** 

Figure 4. AD7755 Error as a % of Reading (Gain = 8)

Figure 5. AD7755 Error as a % of Reading (Gain = 16)

**TBD** 

**TBD** 

Figure 6. AC PSRR as a function of power supply ripple (Gain = 1)

Figure 7. AC PSRR as a function of power supply ripple (Gain = 2)

# **Characteristic Curves**

**TBD** 

Figure 8. AC PSRR as a function of power supply ripple (Gain = 8)

**TBD** 

Figure 9. AC PSRR as a function of power supply ripple (Gain = 16)

**TBD** 

Figure 10. Phase error between Channel 1 and Channel 2 as a function of frequency (HPF on)

**TBD** 

Figure 11. AD7755 Error as a % of Reading (Gain = 1, PF=0.5)

**TBD** 

Figure 12. AD7755 Error as a % of Reading (Gain = 8, PF=0.5)

**TBD** 

Figure 13. AD7755 Error as a % of Reading (Gain = 16, PF=0.5)


#### PINFUNCTION DESCRIPTION

| Pin No. | MNEMONIC                    | DESCRIPTION   |  |  |
|---------|-----------------------------|---|--|--|
| 1       | $\mathrm{DV}_{\mathrm{DD}}$ | Digital power supply. This pin provides the supply voltage for the digital circuitry in the AD7755. The supply voltage should be maintained at $5V \pm 5\%$ for specified operation. This pin should be decoupled to DGND with a $10\mu F$ capacitor in parallel with a ceramic 100nF capacitor.  |  |  |
| 2       | AC/\overline{DC}            | High pass filter select. This logic input is used to enable the HPF in Channel 1 (the current channel). A logic one on this pin enables the HPF. The associated phase response of this filter has been internally compensated over a frequency range of 10Hz to 4kHz. The HPF filter should be enabled in power metering applications.  |  |  |
| 3       | $\mathrm{AV}_{\mathrm{DD}}$ | Analog power supply. This pin provides the supply voltage for the analog circuitry in the AD7755. The supply should be maintained at $5V \pm 5\%$ for specified operation. Every effort should be made to minimize power supply ripple and noise at this pin by the use of proper decoupling. The typical performance graphs in this data sheet show power supply rejection performance. This pin should be decoupled to AGND with a $10\mu F$ capacitor in parallel with ceramic $100nF$ capacitor.                  |  |  |
| 5,6     | V1P, V1N                    | Analog inputs for Channel 1. These inputs are fully differential voltage inputs with a maximum signal level of $\pm 470 \text{mV}$ with respect to pin V1N for specified operation. Channel 1 also has a PGA and the gain selections are outlined in table I. The maximum signal level at this pin is $\pm 1 \text{V}$ with respect to AGND. Both inputs have internal ESD protection circuitry and in addition an overvoltage of $\pm 6 \text{V}$ can be sustained on these inputs without risk of permanent damage. |  |  |
| 7,8     | V2N, V2P                    | Negative and positive inputs for Channel 2 (voltage channel). These inputs provide a fully differential input pair. The maximum differential input voltage is $\pm 660$ mV for specified operation. The maximum signal level at these pins is $\pm 1$ V with respect to AGND. Both input have internal ESD protection circuitry and an overvoltage of $\pm 6$ V can also be sustained on these inputs without risk of permanent damage.   |  |  |
| 9       | RESET                       | Reset pin for the AD7755. A logic low on this pin will hold the ADCs and digital circuitry in reset condition. Bringing this pin logic low will clear the AD7755 internal registers.  |  |  |
| 10      | REF <sub>IN/OUT</sub>       | This pin provides access to the on-chip voltage reference. The on-chip reference has a nominal value of $2.5V \pm 8\%$ and a typical temperature coefficient of $35ppm/^{\circ}C$ . An external reference source may also be connected at this pin. In either case this pin should be decoupled to AGND with a $10\mu F$ ceramic capacitor.   |  |  |
| 11      | AGND                        | This provides the ground reference for the analog circuitry in the AD7755, i.e. ADCs and reference. This pin should be tied to the analog ground plane of the PCB. The analog ground plane is the ground reference for all analog circuitry, e.g. anti aliasing filters, current and voltage transducers, etc. For good noise suppression the analog ground plane should only connected to the digital ground plane at the DGND pin.  |  |  |
| 12      | SCF                         | Select Calibration Frequency. This logic input is used to select the frequency on the calibration output CF. Table IV shows how the calibration frequencies are selected.   |  |  |
| 13,14   | S1, S0                      | These logic inputs are used to select one of four possible frequencies for the digital to frequency conversion. This offers the designer greater flexibility when designing the energy meter. See SELECTING A FREQUENCY FOR AN ENERGY METER APPLICATION.  |  |  |

REV. PrD 4/99 -7-

| Pin No. | MNEMONIC | DESCRIPTION  |  |  |
|---------|----------|--|--|--|
| 15,16   | G1, G0   | These logic inputs are used to select one of four possible gains for channel 1, i.e., V1. The possible gains are 1, 2, 8 and 16. See Analog Input section.   |  |  |
| 17      | CLKIN    | An external clock can be provided at this logic input. Alternatively a crystal can be connected across CLKIN and CLKOUT to provide a clock source for the AD7755. The clock frequency for specified operation is 3.579545MHz. Crystal load of 33pF ceramic capacitors should be used with the gate oscillator circuit.   |  |  |
| 18      | CLKOUT   | A crystal can be connected across this pin and CLKIN as described above to provide a clock source for the AD7755. The CLKOUT pin can drive one CMOS load when an external clock is supplied at CLKIN.  |  |  |
| 20      | REVP     | This logic output will go logic high when negative power is detected, i.e. when the phase angle between the voltage and current signals is greater that 90°. This output is not latched and will be reset when positive power is once again detected. The output will go high or low at the same time as a pulse is issued on CF.  |  |  |
| 21      | DGND     | This provides the ground reference for the digital circuitry in the AD7755, i.e. multiplier, filters and digital to frequency converter. This pin should be tied to the digital ground plane of the PCB. The digital ground plane is the ground reference for all digital circuitry, e.g. counter (mechanical and digital), MCUs and indicator LEDs. For good noise suppression the analog ground plane should only bec connected to the digital ground plane at the DGND pin. |  |  |
| 22      | CF       | Calibration Frequency logic output. The CF logic output gives instantaneous real power information. This output is intended to be used for calibration purposes. Also see SCF pin description.   |  |  |
| 23, 24  | F2, F1   | Low frequency logic outputs. F1 and F2 supply <i>average real power</i> information. The logic outputs can be used to directly drive electromechanical counters and two phase stepper motors. See AD7755 Transfer Function.  |  |  |

# PINCONFIGURATION DIP & SSOP PACKAGES



\*NC = No Connection

-8- REV. PrD 4/99

#### THEORY OF OPERATION

The two ADCs digitize the voltage signals from the current and voltage transducers. These ADCs are 16 bit second order sigma delta with an over sampling rate of 900kHz. This analog input structure greatly simplifies transducer interfacing by providing a wide dynamic range for direct connection to the transducer and also simplifying the antialiasing filter design. A programmable gain stage in the current channel further facilitates easy transducer interfacing. A high pass filter in the current channel removes any DC component from the current signal. This eliminates any inaccuracies in the real power calculation due to offsets in the voltage or current signals—see *HPF and Offset Effects*.

The real power calculation is derived from the instantaneous power signal. The instantaneous power signal is generated by a direct multiplication of the current and voltage signals. In order to extract the real power component (i.e., the DC component) the instantaneous power signal is low pass filtered. Figure 14 llustrates the instantaneous real power signal and shows how the real power information can be extracted by low pass filtering the instantaneous power signal. This scheme calculates real power correctly for non sinusoidal current and voltage waveforms at all power factors. All signal processing is carried out in the digital domain for superior stability over temperature and time.

The low frequency output of the AD7755 is generated by accumulating this real power information. This low frequency inherently means a long accumulation time between output pulses. The output frequency is therefore proportional to the average real power. This average real power information can in turn be accumulated (e.g., by a counter) to generate real energy information. Because of its high output frequency and hence shorter integration time, the CF output is proportional to the instantaneous real power. This is useful for system calibration purposes which would take place under steady load conditions.

#### **Power Factor Considerations**

The method used to extract the real power information from the instantaneous power signal (i.e., by low pass filtering) is still valid even when the voltage and current signals are not in phase. Figure 15 below displays the unity power factor condition and a dPF (Displacement Power Factor) = 0.5, i.e., current signal lagging the voltage by  $60^{\circ}$ . If we assume the voltage and current waveforms are sinusoidal then the real power component of the instantaneous power signal (i.e., the DC term) is given by  $(V.I/2).Cos(60^{\circ})$ .




Figure 15. DC component of Instantaneous Power Signal conveys Real Power Information PF < 1




Figure 14. AD7755 Signal Processing Block Diagram

#### Nonsinusoidal voltage and current

The real power calculation method also holds true for non sinusoidal current and voltage waveforms. All voltage and current waveforms in practical applications will have some harmonic content. Using the Fourier Transform, instantaneous voltage and current waveforms can be expressed in terms of their harmonic content.

$$v(t) = V_0 + \sqrt{2} \cdot \sum_{h\neq 0}^{\infty} V_h \cdot sin(h\omega t + ch)$$
 (1)

Where: v(t) is the instantaneous voltage,  $V_o$  is the average value,  $V_h$  is the rms value of voltage harmonic h and  $\alpha_h$  is the phase angle of the voltage harmonic.

$$i(t) = I_0 + \sqrt{2} \cdot \sum_{h\neq 0}^{\infty} I_h \cdot \sin(h\omega t + \beta_h)$$
 (2)

Where:i(t) is the instantaneous current,  $I_o$  is the DC component,  $I_h$  is the rms value of current harmonic h and  $\beta_h$  is the phase angle of the current harmonic.

Using equations 1 and 2 the real power P can be expressed in terms of its fundamental real power  $(P_1)$  and harmonic real power  $(P_H)$ .

$$P = P_1 + P_H$$

where:

$$P_{1} = V_{1} \cdot I_{1} \cos \phi_{1}$$

$$\phi_{1} = \alpha_{1} - \beta_{1}$$
(3)

and

$$P_{H} = \sum_{h \neq 1} V_{h} \cdot I_{h} \cos \phi_{h}$$

$$\phi_{h} = \alpha_{h} - \beta_{h}$$
(4)

As can be seen from equation 4 above, a harmonic real power component is generated for every harmonic provided that harmonic is present in both the voltage and current waveforms. The Power Factor calculation has previously been shown to be accurate in the case of a pure sinusoid, therefore the harmonic real power must also correctly account for Power Factor since it is made up of a series of pure sinusoids.

Note the input Bandwidth of the analog inputs is 14kHz with a master clock frequency of 3.5795MHz.

#### ANALOG INPUTS

#### Channel V1 (Current Channel)

The voltage output from the current transducer is connected to the AD7755 here. Channel V1 is a fully differential voltage input. V1P is the positive input with respect to V1N. The maximum peak differential signal on Channel 1 should be less than  $\pm 470 \text{mV}$  (330mV rms for a pure sinusoidal signal) for specified operation. Note Channel 1 has a programmable gain amplifier (PGA) with user selectable gain of 1, 2, 8 or 16—see Table I. These gains facilitate easy transducer interfacing.




Figure 16. Maximum signal levels, Channel 1, Gain = 1

The diagram in figure 16 illustrates the maximum signal levels on V1P and V1N. The maximum differential voltage is  $\pm 470 \text{mV}$  divided by the gain selection. The differential voltage signal on the inputs must be referenced to a common mode, e.g. AGND. The maximum common mode signal is  $\pm 100 \text{mV}$  as shown in figure 16.

#### **TABLE I**

| G1 | G0 | Gain | Maximum<br>differential Signal |
|----|----|------|--------------------------------|
| 0  | 0  | 1    | ±470mV                         |
| 0  | 1  | 2    | ±235mV                         |
| 1  | 0  | 8    | ±60mV                          |
| 1  | 1  | 16   | ±30mV                          |

### Channel V2 (Voltage Channel)

The output of the line voltage transducer is connected to the AD7755 at this analog input. Channel V2 is a fully differential voltage input. The maximum peak differential signal on Channel 2 is  $\pm 660$ mV. Figure 17 illustrates the maximum signal levels which can be connected to the AD7755 Channel 2.




Figure 17. Maximum signal levels, Channel 2

Channel 2 must be driven from a common mode voltage, i.e. the differential voltage signal on the input must be referenced to a common mode (usually AGND). The analog inputs of the AD7755 can be driven with common mode voltages of up to 100mV with respect to AGND. However best results are achieved using a common mode equal to AGND.

#### **Typical Connection Diagrams**

Figure 18 below shows a typical connection diagram for Channel V1. A CT (current transformer) is the current transducer selected for this example. Notice the common mode voltage for channel 1 is AGND and is derived by center tapping the burden resistor to AGND. This provides the complementary analog input signals for V1P and V1N. The CT turns ratio and burden resistor Rb are selected so as to give a peak differential voltage of  $\pm 470 \text{mV/Gain}$  at maximum load.





Figure 18. Typical connection for Channel 1

Figure 19. shows two typical connections for Channel V2. The first option uses a PT (potential transformer) to provide complete isolation from the mains voltage. In the second option the AD7755 is biased around the neutral wire and a resistor divider is used to provide a voltage signal which is proportional to the line voltage. Adjusting the ratio of Ra, Rb and VR is also a convenient way of carrying out a gain calibration on the meter.



#### POWER SUPPLY MONITOR

The AD7755 contains an on-chip power supply monitor. The Analog Supply (AV $_{DD}$ ) is continuously monitored by the AD7755. If the supply is less than  $4V\pm5\%$  then the AD7755 will be reset. This is useful to ensure correct device start up at power up and power down. The power supply monitor has built in hysteresis and filtering. This gives a high degree of immunity to false triggering due to noisy supplies.




Figure 20 - On-Chip power supply monitor

As can be seen from figure 20 the trigger level is nominally set at 4V. The tolerance on this trigger level is about  $\pm 5\%$ . The power supply and decoupling for the part should be such that the ripple at  $AV_{DD}$  does not exceed  $5V\pm 5\%$  as specified for normal operation.

#### **HPF** and Offset Effects

Figure 21 shows the effect of offsets on the real power calculation. As can be seen from figure 21 an offset on Channel 1 and Channel 2 will contribute a DC component after multiplication. Since this DC component is extracted by the LPF and used to generate the real power information, the offsets will have contributed a constant error to the real power calculation. This problem is easily avoided by enabling the HPF (i.e., pin  $AC/\overline{DC}$  is set logic high) in Channel 1. By removing the offset from at least 1 channel no error component can be generated at DC by the multiplication. Error terms at  $cos(\omega.t)$  are removed by the LPF and the Digital to frequency conversion—see *Digital to Frequency Conversion*.




Figure 21. Effect of channel offsets on the real power calculation

The HPF in channel 1 has an associated phase response which is conpensated for on-chip. The phase compensation is activated when the HPF is enabled and is disabled when the HPF is not activated. Figure 22 and 23 shows the phase error between channels with the conpensation network activated. The AD7755 is phase compensated up to 1kHz as shown. This will ensure correct active harmonic power calculation even at low power factors.




Figure 22. Phase error between channels (0Hz to 1kHz)




Figure 23 Phase error between channels (40Hz to 70Hz)

### DIGITAL TO FREQUENCY CONVERSION.

As previously described the digital output of the Low Pass Filter after multiplication contains the real power information. However since this LPF is not an ideal "brick wall" filter implementation, the output signal also contains attenuated components at the line frequency and its harmonics ,i.e.,  $\cos(h.\omega.t)$  where h=1,2,3,...etc.

The magnitude response of the filter is given by:

$$|H(f)| = \frac{1}{1 + (f/8.9Hz)}$$
 (5)

For a line frequency of 50Hz this would give an attenuation of the  $2\omega$  (100Hz) component of approximately -22dBs. The dominating harmonic will be at twice the line frequency, i.e.,  $\cos(2\omega.t)$  and this is due to the instantaneous power signal.

Figure 24 shows the instantaneous real power signal which still contains a significant amount of instantaneous power information, i.e.,  $\cos(2\omega.t)$ . This signal is then passed to the digital to frequency converter where it is integrated (accumulated) over time in order to produce an output frequency. This accumulation of the signal will suppress or average out any non DC components in the instantaneous real power signal. The average value of a sinusoidal signal is zero. Hence the frequency generated by the AD7755 is proportional to the average real power. Figure 24 below shows the digital to frequency conversion for steady load conditions, i.e., constant voltage and current.




Figure 24. Real Power to Frequency Conversion

As can be seen in the diagram, the frequency output CF is seen to vary over time, even under steady load conditions. This frequency variation is primarily due to the cos(2ω.t) component in the instantaneous real power signal. The output frequency on CF can be up to 2048 times higher than the frequency on F1 and F2. This higher output frequency is generated by accumulating the instantaneous real power signal over a much shorter time while converting it to a frequency. This shorter accumulation period means less averaging of the cos(2\omega.t) component. As a consequence some of this instantaneous power signal passes through the digital-to-frequency conversion. This will not be a problem in the application. Where CF is used for calibration purposes the frequency should be averaged by the frequency counter. This will remove any ripple. If CF is being used to measure energy, e.g., in a microprocessor based application the CF ouput should also be averaged to calculate power. Because the outputs F1 and F2 operate at a much lower frequency, a lot more averaging of the instantaneous real power signal is carried out. The result is a greatly attenuated sinusoidal content and a virtually ripple free frequency output.

# Interfacing the AD7755 to a Microcontroller for Energy Measurement


The easiest way to interface the AD7755 to a microcontroller is to use the CF high frequency output with the output frequency scaling set to 2048 x F1,F2. This is done by setting SCF=0 and S0=S1=1, see table IV. With full scale AC signals on the analog inputs the output frequency on CF will be approximately 5.5kHz. Figure 25 illustrates one scheme which could be used to digitize the output frequency and carry out the necessary averaging mentioned in the previous section. As shown the frequency output CF is connected to an MCU counter or port. This will count the number of pulses in a given integration time which is determined by an MCU internal timer. The average power which is proportional to the average frequency is given by:


Average frequency = Average Real Power = 
$$\frac{\text{Counter}}{\text{Timer}}$$

The energy consumed during an integration period is given by:

Energy = Average Power 
$$\times$$
 Time =

$$\frac{Counter}{Time} \times Time = Counter$$





\*REVP must be used if the meter is bidirectional or direction of energy flow is needed

Figure 25. Interfacing the AD7755 to an MCU

For the purpose of calibration this integration time could be 10 to 20 seconds in order to accumulate enough pulses to ensure correct averaging of the frequency. In normal operation the integration time could be reduced to one or two seconds depending on the required undate rate of a display for example. With shorter integration times on the MCU the amount of energy in each update may still have some small amount of ripple, even under steady load conditions. However over a minute or more the measured energy will have no ripple.

#### **Power Measuremet Considerations**

Calculating and displaying power information will always have some associated ripple which will depend on the integration period used in the MCU to determine average power and also the load. For example at light loads the output frequency may be 10Hz for example. With a integration period of two seconds, only about 20 pulses will be counted. The possibility of missing one pulse always exsists as the AD7755 output frequency is running asyncronously to the MCU timer. This would result in a one in twenty or 5% error in the power measurement.

#### **AD7755 TRANSFER FUNCTION**

#### Frequency Outputs F1 and F2

The AD7755 calculates the product of two voltage signals (on Channel 1 and Channel 2) and then low pass filters this product to extract real power information. This real power information is then converted to a frequency. The frequency information is output on F1 and F2 in the form of active low pulses. The pulse rate at these outputs is relatively low, e.g. 0.34Hz maximum for AC signals with S0 = S1 = 0—see Table III. This means that the frequency at these outputs is generated from real power information accumulated over a relatively long period of time. The result is an output frequency which is proportional to the averge real power. The averaging of the real power signal is implicit to the digital to frequency conversion. The output frequency or pulse rate is related to the input voltage signals by the following equation.

$$Freq = \frac{8.06 \times V1 \times V2 \times Gain \times F_{1-4}}{V_{REF}^{^{2}}}$$

where.

Output frequency on F1 and F2 (Hz) Freq

V1 Differential rms voltage signal on Channel 1 (volts)

V2 Differential rms voltage signal on Channel 2 (volts)

1, 2, 8 or 16 depending on the PGA gain selection Gain =

made using logic inputs G0 and G1

The reference voltage  $(2.5V \pm 8\%)$  (volts)  $V_{REF}$ 

 $F_{1-4}$ One of four possible frequencies selected by using

the logic inputs S0 and S1—see Table II

#### **TABLE II**

| S1 | S0 | F <sub>1-4</sub> (Hz) | XTAL/CLKIN*                |
|----|----|-----------------------|----------------------------|
| 0  | 0  | 1.7                   | 3.579MHz / 2 <sup>21</sup> |
| 0  | 1  | 3.4                   | 3.579MHz / 2 <sup>20</sup> |
| 1  | 0  | 6.8                   | 3.579MHz / 2 <sup>19</sup> |
| 1  | 1  | 13.6                  | 3.579MHz / 2 <sup>18</sup> |

\*NOTE F<sub>1-4</sub> are a binary fraction of the master clock and therefore will vary if the specified CLKIN frequency is altered.

#### Example 1

Thus if full scale differential DC voltages of +470mV and -660mV are applied to V1 and V2 respectively (470mV is the maximum differential voltage which can be connected to channel 1 and 660mV is the maximum differential voltage which can be connected to channel 2) the expected output frequency is calculated as follows.

Gain = 1, 
$$G0 = G1 = 0$$

$$F_{1-4} = 1.7Hz, S0 = S1 = 0$$

V1 +470mV DC = 0.47 volts (rms of dc = dc)

V2 -660mV DC = 0.66 volts (rms of dc = |dc|)  $V_{REF} = 2.5V$  (nominal reference value).

**NOTE:** If the on chip reference is used actual output frequencies may vary from device to device due to reference tolerence of ±8%.

Freq = 
$$\frac{8.06 \times 0.47 \times 0.66 \times 1 \times 1.7}{2.5^2} = 0.68$$

#### Example 2

In this example AC voltages of ±470mV peak applied to V1 and ±660mV peak applied to V2, then the expected output frequency is calculated as follows.

Gain = 1, 
$$G0 = G1 = 0$$

$$F_{1-4} = 1.7$$
Hz,  $S0 = S1 = 0$ 

V1 = rms of 470mV peak AC = 
$$0.47/\sqrt{2}$$
 volts

V2 = rms of 660mV peak AC = 
$$0.66/\sqrt{2}$$
 volts

2.5V (nominal reference value).

**NOTE:** If the on chip reference is used actual output frequencies may vary from device to device due to reference tolerence of ±8%.

Freq = 
$$\frac{8.06 \times 0.47 \times 0.66 \times 1 \times 1.7}{\sqrt{2} \times \sqrt{2} \times 2.5^2} = 0.34$$

As can be seen from these two example calculations the maximum output frequency for AC inputs is alway half of that for DC input signals. Table III shows a complete listing of all maximum output frequencies.

**TABLE III** 

| <b>S</b> 1 | S0 | Max Frequency<br>for DC inputs (Hz) | Max Frequency<br>for AC inputs (Hz) |
|------------|----|-------------------------------------|-------------------------------------|
| 0          | 0  | 0.68                                | 0.34                                |
| 0          | 1  | 1.36                                | 0.68                                |
| 1          | 0  | 2.72                                | 1.36                                |
| 1          | 1  | 5.44                                | 2.72                                |

### Frequency Output CF

The pulse output CF (Calibration Frequency) is intended for use during calibration. The output pulse rate on CF can be up to 2048 times the pulse rate on F1 and F2. The lower the F1-4 frequency selected the higher the CF scaling (except for the high frequency mode SCF=0, S1=S0=1). Table IV shows how the two frequencies are related depending on the states of the logic inputs S0, S1 and SCF. Because of its relatively high pulse rate, the frequency at this logic output is proportional to the instantaneous real power. As is the case with F1 and F2 the frequency is derived from the output of the low pass filter after multiplication. However because the output frequency is high, this real power information is accumulated over a much shorter time. Hence less averaging is carried out in the digital to frequency conversion. With much less averaging of the real power signal, the CF output is much more responsive to power fluctuations—see Signal Processing Block in figure 15. -14- REV. PrD 4/99

#### **TABLE IV**

| SCF | S1 | <b>S</b> 0 | F <sub>1-4</sub> (Hz) | CF max for ac signals (Hz)    |
|-----|----|------------|-----------------------|-------------------------------|
| 1   | 0  | 0          | 1.7                   | 128 x F1,F2 = 43.52           |
| 0   | 0  | 0          | 1.7                   | 64 x F1,F2 = 21.76            |
| 1   | 0  | 1          | 3.4                   | 64 x F1,F2 = 43.52            |
| 0   | 0  | 1          | 3.4                   | 32 x F1,F2 = 21.76            |
| 1   | 1  | 0          | 6.8                   | 32 x F1,F2 = 43.52            |
| 0   | 1  | 0          | 6.8                   | $16 \times F1, F2 = 21.76$    |
| 1   | 1  | 1          | 13.6                  | $16 \times F1,F2 = 43.52$     |
| 0   | 1  | 1          | 13.6                  | $2048 \times F1,F2 = 5.57kHz$ |

# SELECTING A FREQUENCY FOR AN ENERGY METER APPLICATION

As shown in table II the user can select one of four frequencies. This frequency selection determines the maximum frequency on F1 and F2. These outputs are intended to be used to drive the energy register (electromechanical or other). Since only four different output frequencies can be selected, the available frequency selection has been optimized for a meter constant of 100imp/kWhr with a maximum current of between 10A and 120A. Table V shows the output frequency for several maximum currents (Imax) with a line voltage of 220V. In all cases the meter constant is 100imp/kWhr.

TABLE V

| Imax  | F1 and F2 (Hz) |  |
|-------|----------------|--|
| 12.5A | 0.076          |  |
| 25A   | 0.153          |  |
| 40A   | 0.244          |  |
| 60A   | 0.367          |  |
| 80A   | 0.489          |  |
| 120A  | 0.733          |  |

The  $F_{1-4}$  frequencies allow complete coverage of this range of output frequencies on F1 and F2. When designing an energy meter the nominal design voltage on channel 2 (voltage) should be set to half scale to allow for calibration of the meter constant. The current channel should also be no more than half scale when the meter sees maximum load. This will allow over current signals and signals with high crest factors to be accommodated. Table VI shows the output frequency on F1 and F2 when both analog inputs are half scale. The frequencies listed in table VI aline very well with those listed in table V for maximum load.

**TABLE VI** 

| <b>S</b> 0 | S1 | Fmax | Frequency on F1 and F2 -<br>CH1 & CH2 half-scale AC inputs |
|------------|----|------|--|
| 0          | 0  | 1.7  | 0.085 Hz   |
| 0          | 1  | 3.4  | 0.17 Hz  |
| 1          | 0  | 6.8  | 0.34 Hz  |
| 1          | 1  | 13.6 | 0.68 Hz  |

When selecting a suitable Fmax frequency for a meter design the frequency output at Imax (maximum load) with a meter constant of 100imp/kWhr should be compared with column 4 of table VI. The frequency which is closest in table VI will determine the best choice of frequency ( $F_{1-4}$ ). For example if a meter with a maximum current of 25A is being designed the output frequency on F1 and F2 with a meter constant of 100 imp/kWhr is 0.153Hz at 25A and 220V (from table V). Looking at table VI the closest frequency to 0.153Hz in column four is 0.17Hz. Therefore  $F_2$  (3.4Hz - see Table II) is selected for this design.

#### **Frequency Outputs**

Figure 1 shows a timing diagram for the various frequency outputs. The outputs F1 and F2 are the low frequency outputs which can be used to directly drive a stepper motor or electromechanical impulse counter. The F1 and F2 outputs provide two alternating low going pulses. The pulse width  $(t_i)$  is set at 275ms and the time between the falling edges of F1 and F2  $(t_3)$ is approximately half the period of F1  $(t_2)$ . If however the period of F1 and F2 falls below 550ms (1.81Hz) the pulse width of F1 and F2 is set to half of their period. The maximum output frequencies for F1 and F2 are shown in table III. The High frequency CF output is intended to be used for communications and calibration purposes. CF produces a 90ms wide active high pulse  $(t_4)$  at a frequency which is proportional to active power. The CF output frequencies are given in Table IV. As in the case of F1 and F2, if the period of CF  $(t_5)$  falls below 180ms then the CF pulse width is set to half the period. For example if the CF frequency is 20Hz then the CF pulse width is 25ms.

NOTE: When the high frequency mode is selected, (i.e., SCF = 0, S1=S0=1) the CF pulse width is fixed at 1 $\mu$ s. Therefore  $t_4$  will always be 1 $\mu$ s irrespective of output frequency on CF.


#### NO LOAD THRESHOLD

The AD7755 also includes a "no load threshold" and "start up current" feature which will eliminate any creep effects in the meter. The AD7755 is designed to issue a minumum output frequency. Any load generating a frequency lower than this minimum frequency will not cause a pulse to be issued on F1, F2 or CF. The minimum output frequency is given as 0.0014 % of the full scale output frequency for each of the F<sub>1</sub> to F<sub>4</sub> frequency selections—see Table II. For example, an energy meter with a meter constant of 100 imp/kWh on F1,F2 using F<sub>2</sub> (3.4Hz), the maximum output frequency at F1 or F2 would be 0.0014% of 3.4Hz or 4.76 x  $10^{-5}$  Hz. This would be 3.05 x 10<sup>-3</sup>Hz at CF (64 x F1 Hz). In this example the no load threshold would be equivalent to 1.7W of load or a start up current of 8mA at 220V. Comparing this value to the IEC1036 specification which states that the meter must start up with a load equal to or less than 0.4% Ib. For a 5A(Ib) meter 0.4% of Ib is equivalent to 20mA.

#### **OUTLINE DIMENSIONS**

Dimensions shown in inches and (mm).

#### 24-Lead Plastic DIP (N-24)



### 24-Shrink Small Outline Package (RS-24)

