

CMOS 12-Bit **Buffered Multiplying DAC**

AD7545

FEATURES

12-Bit Resolution Low Gain TC: 2 ppm/°C typ **Fast TTL Compatible Data Latches** Single +5 V to +15 V Supply Small 20-Lead 0.3" DIP and 20-Terminal Surface Mount Packages Latch Free (Schottky Protection Diode Not Required) Low Cost **Ideal for Battery Operated Equipment**



GENERAL DESCRIPTION

The AD7545 is a monolithic 12-bit CMOS multiplying DAC with onboard data latches. It is loaded by a single 12-bit wide word and directly interfaces to most 12- and 16-bit bus systems. Data is loaded into the input latches under the control of the \overline{CS} and \overline{WR} inputs; tying these control inputs low makes the input latches transparent, allowing direct unbuffered operation of the DAC.

The AD7545 is particularly suitable for single supply operation and applications with wide temperature variations.

The AD7545 can be used with any supply voltage from +5 V to +15 V. With CMOS logic levels at the inputs the device dissipates less than 0.5 mW for V_{DD} = +5 V.

PIN CONFIGURATIONS

VREF

18 V_{DD}

17 WR

16 <u>CS</u>

14 DB1

20 19

PLCC



DIP

AD7545

TOP VIEW

OUT 1 1

AGND 2

DB10 5

DB9 6

DB8 7

DB7 8

DB6 9

DB5 10

DGND 3

DB11 (MSB) 4

20 R_{FB}

19 V_{REF}

18 V_{DD}

17 WR

16 <u>C</u>S

14 DB1

13 DB2

12 DB3

11 DB4

15 DB0 (MSB)

LCCC

DGND

9

DB6

DB11 (MSB)

DB10 5

DB9 6

DB8 7

DB7 8

► AGND T OUT 1 C RFB

AD7545

TOP VIEW

(Not to Scale)

10 11 12 13

DB5 DB4 DB3 DB3

REV. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 617/329-4700 World Wide Web Site: http://www.analog.com Fax: 617/326-8703 © Analog Devices, Inc., 1997

$\label{eq:AD7545} AD7545 \mbox{--} SPECIFICATIONS (V_{REF} = +10 \mbox{ V}, V_{OUT1} = 0 \mbox{ V}, AGND = DGND \mbox{ unless otherwise noted})$

		V _{DD} = Lim	+5 V its	V _{DD} = +15 V Limits			
Parameter	Version	$T_A = +25^{\circ}C$	T _{MIN} , T _{MAX} ¹	$T_A = +25^{\circ}C$	T _{MIN} , T _{MAX} ¹	Units	Test Conditions/Comments
STATIC PERFORMANCE							
Resolution	All	12	12	12	12	Bits	
	I, A, S	±2	±2	±2	± 2	LSB max	
	K, B, T	±1	± 1	±1	± 1	LSB max	
	L. C. U	$\pm 1/2$	$\pm 1/2$	$\pm 1/2$	$\pm 1/2$	LSB max	
	GL, GC, GU	+1/2	+1/2	+1/2	+1/2	LSB max	
Differential Nonlinearity	I. A. S	+4	+4	+4	+4	LSB max	10-Bit Monotonic TMIN to TMAN
	K. B. T	+1	+1	+1	+1	LSB max	12-Bit Monotonic TMIN to TMAX
	L. C. U	+1	+1	+1	+1	LSB max	12-Bit Monotonic TMIN to TMAX
	GL, GC, GU	+1	+1	+1	+1	LSB max	12-Bit Monotonic Typy to Typy
Gain Error (Using Internal RFB) ²	L A, S	+20	+20	+25	+25	LSB max	DAC Register Loaded with
	K. B. T	+10	+10	+15	+15	LSB max	1111 1111 1111
	L. C. U	+5	+6	+10	+10	LSB max	Gain Error Is Adjustable Using
	GL GC GU	+1	+2	+6	+7	LSB max	the Circuits of Figures 4, 5, and 6
Gain Temperature Coefficient ³			±2		±,	LOD mux	the cheates of Figures 1, 3, and o
AGain/ATemperature	A11	+5	+5	+10	+10	ppm/°C max	Typical Value is 2 ppm/°C for $V_{PP} = +5 V$
DC Supply Rejection ³			± 9	-10	10	ppin/ C mux	Typical value is 2 ppint C for TDD
AGain/AV	Δ11	0.015	0.03	0.01	0.02	% per % may	$\Delta V = +5\%$
Output Leokoge Current at OUT1	IKIGI	10	50	10	50	nA may	$DB0 DB11 = 0 V WB \overline{CS} = 0 V$
Output Leakage Current at 0011	J, R, L, OL	10	50	10	50	nA may	DD0-DD11 = 0 V, WR, $C3 = 0$ V
	A, B, C, GC	10	200	10	200	nA may	
	3, 1, 0, 60	10	200	10	200	IIA max	
DYNAMIC PERFORMANCE							
Current Settling Time ³	All	2	2	2	2	µs max	To $1/2$ LSB. OUT1 Load = 100 Ω . DAC
				1			Output Measured from Falling Edge of
							$\overline{WR}, \overline{CS} = 0.$
Propagation Delay ³ (from Digital							
Input Change to 90%							
of Final Analog Output)	All	300	-	250	-	ns max	OUT1 Load = 100 Ω , C _{EXT} = 13 pF ⁴
Digital-to-Analog Glitch Inpulse	All	400	-	250		nV sec typ	$V_{REF} = AGND$
AC Feedthrough ⁵							
At OUT1	All	5	5	5	5	mV p-p typ	$V_{REF} = \pm 10 \text{ V}, 10 \text{ kHz}$ Sinewave
REFERENCE INPUT							
Input Resistance	A11	7	7	7	7	kO min	Input Resistance TC = $-300 \text{ ppm/}^{\circ}$ C typ
(Pin 19 to GND)		25	25	25	25	kQ max	Typical Input Resistance = 11 kO
ANALOG OUTPUT							
Output Capacitance ³							
C _{OUT1}	All	70	70	70	70	pF max	DB0-DB11 = 0 V, WR, CS = 0 V
C _{OUT1}		200	200	200	200	pF max	$DB0-DB11 = V_{DD}, WR, CS = 0 V$
DIGITAL INPUTS							
Input High Voltage							
V _{IH}	All	2.4	2.4	13.5	13.5	V min	
Input Low Voltage							
V _{IL}	All	0.8	0.8	1.5	1.5	V max	
Input Current ⁶							
I _{IN}	All	±1	± 10	±1	± 10	µA max	$V_{IN} = 0$ or V_{DD}
Input Capacitance ³							
DB0-DB11	All	5	5	5	5	pF max	$V_{IN} = 0$
$\overline{WR}, \overline{CS}$	All	20	20	20	20	pF max	$V_{IN} = 0$
SWITCHING CHARACTERISTICS7							
Chin Select to Write Setup Time	Δ11	280	380	180	200	ne min	See Timing Diagram
		200	270	120	200	ns typ	See Thining Diagram
Chin Select to Write Hold Time		200	210	120	150	iis typ	
	A 11	0	0	0	0	no min	
LCH Write Dulee Width		0	0	0	0		
while Fulse width	A 11	250	400	160	240	no min	
LWR	All	230	400	100	240		$l_{\rm CS} \ge l_{\rm WR}, l_{\rm CH} \ge 0$
Data Satur Tima	A 11	140	280	100	170	ns typ	
Data Setup Time	All	140	210	90	120	ns inin	
LDS Data Hald Time		100	100	00	00	ns typ	
Data Hold Time	A 11	10	10	10	10		
t _{DH}	All	10	10	10	10	ns min	
POWER SUPPLY							
I _{DD}	All	2	2	2	2	mA max	All Digital Inputs $V_{\rm IL}$ or $V_{\rm IH}$
		100	500	100	500	μA max	All Digital Inputs 0 V to V _{DD}
		10	10	10	10	uA typ	All Digital Inputs 0 V to Vpp

NOTES

¹Temperature range as follows: J, K, L, GL versions, 0°C to +70°C; A, B, C, GC versions, -25°C to +85°C; S, T, U GU versions, -55°C to +125°C.

²This includes the effect of 5 ppm max gain TC.

³Guaranteed but not tested.

 ${}^{4}\text{DB0-DB11} = 0 \text{ V to } V_{\text{DD}} \text{ or } V_{\text{DD}} \text{ to } 0 \text{ V}.$

⁵Feedthrough can be further reduced by connecting the metal lid on the ceramic package (Suffix D) to DGND.

⁶Logic inputs are MOS gates. Typical input current (+25°C) is less than 1 nA.

⁷Sample tested at +25°C to ensure compliance.

Specifications subject to change without notice.

AD7545



Write Cycle Timing Diagram

ABSOLUTE MAXIMUM RATINGS*

 $(T_A = + 25^{\circ}C \text{ unless otherwise noted})$

V_{DD} to DGND \ldots $-0.3,$ +17 V
Digital Input Voltage to DGND0.3 V, V _{DD} +0.3 V
V_{RFB} , V_{REF} to DGND ±25 V
V_{PIN1} to DGND0.3 V, V_{DD} +0.3 V
AGND to DGND $\dots \dots \dots$
Power Dissipation (Any Package) to +75°C 450 mW
Derates above +75°C 6 mW/°C
Operating Temperature

CAUTION_

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD7545 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.

TERMINOLOGY

RELATIVE ACCURACY

The amount by which the D/A converter transfer function differs from the ideal transfer function after the zero and full-scale points have been adjusted. This is an endpoint linearity measurement.

DIFFERENTIAL NONLINEARITY

The difference between the measured change and the ideal change between any two adjacent codes. If a device has a differential nonlinearity of less than 1 LSB it will be monotonic, i.e., the output will always increase for an increase in digital code applied to the D/A converter.

PROPAGATION DELAY

This is a measure of the internal delay of the circuit and is measured from the time a digital input changes to the point at which the analog output at OUT1 reaches 90% of its final value.

DIGITAL-TO-ANALOG GLITCH IMPULSE

This is a measure of the amount of charge injected from the digital inputs to the analog outputs when the inputs change state. It is usually specified as the area of the glitch in nV secs and is measured with V_{REF} = AGND and an ADLH0032CG as the output op amp, C1 (phase compensation) = 33 pF.

MODE	CEL	ECT	

WRITE MODE:	HOLD MODE:				
CS AND WR LOW, DAC RESPONDS TO DATA BUS (DB0–DB11) INPUTS.	EITHER CS OR WR HIGH, DATA BUS (DB0-DB11) IS LOCKED OUT; DAC HOLDS LAST DATA PRESENT WHEN WR OR CS ASSUMED HIGH STATE.				
NOTES: $V_{DD} = +5V$; $t_r = t_f = 20ns$ $V_{DD} = +15V$; $t_r = t_f = 40ns$ ALL INPUT SIGNAL RISE AND FALL TIMES MEASURED FROM 10% TO 90% OF V _{DD} . TIMING MEASUREMENT REFERENCE LEVEL IS V ₁₁ + V ₁₁ /2.					

Commercial (J, K, L, GL) Grades	0° C to $+70^{\circ}$ C
Industrial (A, B, C, GC) Grades	25°C to +85°C
Extended (S, T, U, GU) Grades	5°C to +125°C
Storage Temperature	5°C to +150°C
Lead Temperature (Soldering, 10 secs)	+300°C

*Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



ORDERING GUIDE¹

			Maximum Gain Error	
	Temperature	Relative	$T_A = +25^{\circ}C$	Package
Model ²	Range	Accuracy	$V_{DD} = +5 V$	Options ³
AD7545JN	0°C to +70°C	±2 LSB	±20 LSB	N-20
AD7545AQ	-25°C to +85°C	±2 LSB	± 20 LSB	Q-20
AD7545SQ	-55°C to +125°C	±2 LSB	± 20 LSB	Q-20
AD7545KN	0°C to +70°C	±1 LSB	± 10 LSB	N-20
AD7545BQ	-25°C to +85°C	±1 LSB	± 10 LSB	Q-20
AD7545TQ	-55°C to +125°C	±1 LSB	± 10 LSB	Q-20
AD7545LN	0°C to +70°C	$\pm 1/2$ LSB	±5 LSB	N-20
AD7545CQ	-25°C to +85°C	$\pm 1/2$ LSB	±5 LSB	Q-20
AD7545UQ	-55°C to +125°C	$\pm 1/2$ LSB	±5 LSB	Q-20
AD7545GLN	0°C to +70°C	$\pm 1/2$ LSB	±1 LSB	N-20
AD7545GCQ	-25°C to +85°C	$\pm 1/2$ LSB	±1 LSB	Q-20
AD7545GUQ	-55°C to +125°C	$\pm 1/2$ LSB	±1 LSB	Q-20
AD7545JP	0°C to +70°C	±2 LSB	± 20 LSB	P-20A
AD7545SE	-55°C to +125°C	±2 LSB	± 20 LSB	E-20A
AD7545KP	0°C to +70°C	±1 LSB	± 10 LSB	P-20A
AD7545TE	–55°C to +125°C	±1 LSB	±10 LSB	E-20A
AD7545LP	0°C to +70°C	$\pm 1/2$ LSB	±5 LSB	P-20A
AD7545UE	–55°C to +125°C	$\pm 1/2$ LSB	±5 LSB	E-20A
AD7545GLP	0°C to +70°C	$\pm 1/2$ LSB	± 1 LSB	P-20A
AD7545GUE	-55°C to +125°C	$\pm 1/2$ LSB	±1 LSB	E-20A

NOTES

¹Analog Devices reserves the right to ship either ceramic (D-20) in lieu of cerdip packages (Q-20).

²To order MIL-STD-883, Class B process parts, add /883B to part number. Contact local sales office for military data sheet. For U.S. Standard Military DRAWING (SMD) see DESC drawing 5962-87702.

³E = Leadless Ceramic Chip Carrier; N = Plastic DIP; P = Plastic Leaded Chip Carrier; Q = Cerdip.