# Preliminary Technical Data 

## FEATURES

Fast Throughput Rate: 1MSPS
Specified for $V_{D D}$ of 2.7 V to 5.25 V
Low Power:
3mW typ at 1MSPS with 3V Supplies
9 mW typ at 1MSPS with 5V Supplies Wide Input Bandwidth:

70dB SNR at 500kHz Input Frequency
Flexible Power/Serial Clock Speed Management No Pipeline Delays
High Speed Serial Interface SPI/QSPI/ $\mu$ Wire/DSP

## Compatible

Onboard Reference 2.5V (AD7495 only)

## Standby Mode: $\mathbf{1} \mu \mathrm{A}$ max

8-Pin $\mu$ SOIC and SOIC Packages
GENERAL DESCRIPTION
The AD 7475 /AD 7495 are 12-bit high speed, low power, successive-approximation ADCs. The parts operate from a single 2.7 V to 5.25 V power supply and feature throughput rates up to 1MSPS. The parts contain a low-noise, wide bandwidth track/hold amplifier which can handle input frequencies in excess of 1 M Hz .
The conversion process and data acquisition are controlled using CS and the serial clock allowing the devices to interface with microprocessors or DSPs. The input signal is sampled on the falling edge of CS and conversion is also initiated at this point. There are no pipelined delays associated with the part.
The AD 7475/AD 7495 use advanced design techniques to achieve very low power dissipation at high throughput
rates. With 3 V supplies and 1MSPS throughput rate, the AD 7475 consumes just 1mA, while the AD 7495 consumes 1.2 mA . With 5 V supplies and 1 MSPS , the current consumption is 1.8 mA for the AD 7475 and 2 mA for the AD 7495.
The analog input range for the part is 0 to REF IN. The +2.5 V reference for the AD 7475 is applied externally to the REF IN pin while the AD 7495 has an onboard 2.5 V reference. The conversion rate is determined by the SCLK.

## PRODUCT HIGHLIGHTS

1. High Throughput with Low Power Consumption The AD 7475 offers 1M SPS throughput rates with 3 mW power consumption.
2. Single Supply Operation with $\mathrm{V}_{\text {drive }}$ Function.

The AD 7475/AD 7495 operate from a single +2.7 V to +5 V supply. $T$ he $\mathrm{V}_{\text {Drive }}$ function allows the serial interface to connect directly to either 3 V or 5 V processor systems independant of $V_{D D}$.
3. Flexible Power/Serial Clock Speed $M$ anagement

The conversion rate is determined by the serial clock allowing the power to be reduced as the conversion time is reduced through the serial clock speed increase. The part also features a shutdown mode to maximize power efficiency at lower throughput rates. Power consumption is $1 \mu \mathrm{~A}$ max when in shutdown.
4. No Pipeline Delay

The part features a standard successive-approximation ADC with accurate control of the sampling instant via a CS input and once off conversion control.


REV. PrL 03/00
Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781/329-4700

World Wide Web Site: http:// www.analog.com Fax: 781/326-8703

Analog Devices, Inc., 1998

| Parameter | A Version ${ }^{1}$ | B Version ${ }^{1}$ Units |  | TestConditions/Comments |
| :---: | :---: | :---: | :---: | :---: |
| DYNAMIC PERFORMANCE <br> Signal to Noise + Distortion Ratio ${ }^{2}$ (SINAD) <br> Signal to Noise Ratio (SNR) ${ }^{2}$ <br> Total Harmonic Distortion (THD) <br> Peak Harmonic or Spurious Noise (SFDR) <br> Intermodulation Distortion (IMD) Second Order Terms Third Order Terms <br> Aperture D elay <br> A perture Jitter <br> Full Power Bandwidth | $\begin{array}{r} 69 \\ 70 \\ -76 \\ -76 \\ \\ -78 \\ -78 \\ 20 \\ 50 \\ 20 \end{array}$ | 69 $\begin{array}{r} 70 \\ -76 \\ -76 \end{array}$ $\begin{array}{r} -78 \\ -78 \\ 20 \\ 50 \\ 20 \end{array}$ | dB min <br> dB min dB max $d B \max$ <br> dB typ dB typ ns max ps typ M Hz typ | $\mathrm{F}_{\mathrm{IN}}=455 \mathrm{kHz}$ Sine Wave, $\mathrm{f}_{\text {SAMPLE }}=1 \mathrm{M}$ sps <br> $\mathrm{F}_{\text {IN }}=455 \mathrm{kHz}$ Sine Wave, $\mathrm{f}_{\text {SAMPLE }}=1 \mathrm{M}$ sps <br> $\mathrm{F}_{\text {IN }}=455 \mathrm{kHz}$ Sine Wave, $\mathrm{f}_{\text {SAMPLE }}=1 \mathrm{M}$ sps <br> $\mathrm{F}_{\text {IN }}=455 \mathrm{kHz}$ Sine Wave, $\mathrm{f}_{\text {SAM PLE }}=1 \mathrm{M}$ sps <br> @ 3 dB |
| DC ACCURACY <br> Resolution <br> Integral Nonlinearity <br> Differential Nonlinearity <br> Offset Error <br> Gain Error | $\begin{aligned} & 12 \\ & \pm 2 \\ & \pm 0.9 \\ & \pm 3 \\ & \pm 3 \end{aligned}$ | $\begin{gathered} 12 \\ \pm 1 \\ \pm 0.9 \\ \pm 3 \\ \pm 3 \end{gathered}$ | Bits <br> LSB max <br> LSB max <br> LSB max <br> LSB max | Guaranteed No M issed Codes to 12 Bits. (B Grade) |
| ANALOG INPUT Input Voltage Ranges DC Leakage Current Input Capacitance | $\pm{ }_{20}^{0}$ | $\begin{gathered} \text { REF IN } \\ \pm 1 \\ 20 \end{gathered}$ | Volts $\mu \mathrm{A}$ max pF typ |  |
| REFERENCE INPUT <br> REF IN Input Voltage Range dc Leakage Current Input Capacitance | $\begin{aligned} & 2.5 \\ & \pm 1 \\ & 20 \end{aligned}$ | $\begin{aligned} & 2.5 \\ & \pm 1 \\ & 20 \end{aligned}$ | Volts <br> $\mu \mathrm{A}$ max <br> pF typ | $\pm 1 \%$ for specified performance |
| LOGIC INPUTS <br> Input High Voltage, $\mathrm{V}_{\mathrm{INH}}$ <br> Input Low Voltage, $\mathrm{V}_{\mathrm{INL}}$ Input Current, I IN Input Capacitance, $\mathrm{C}_{1 \mathrm{~N}}{ }^{3}$ | $\begin{aligned} & 2.8 \\ & 1.8 \\ & 0.4 \\ & \pm 1 \\ & 10 \end{aligned}$ | $\begin{gathered} 2.8 \\ 1.8 \\ 0.4 \\ \pm 1 \\ 10 \end{gathered}$ | $\checkmark$ min <br> $V$ min <br> V max $\mu \mathrm{A} \max$ pF max | $\begin{aligned} & V_{\text {DRIVE }}=5 \mathrm{~V} \\ & V_{\text {DRIVE }}=3 \mathrm{~V} \end{aligned}$ <br> Typically $10 \mathrm{nA}, \mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ or $\mathrm{V}_{\text {DRIVE }}$ |
| LOGIC OUTPUTS <br> Output High Voltage, $\mathrm{V}_{\text {OH }}$ Output Low Voltage, $\mathrm{V}_{0}$ Floating-State Leakage Current Floating-State Output C apacitance ${ }^{3}$ Output Coding | $\begin{aligned} & \text { V VRIVE } \\ & 0.4 \\ & \pm 10 \\ & 10 \\ & \text { Straight } \end{aligned}$ | $\begin{gathered} -0.2 \\ 0.4 \\ \pm 10 \\ 10 \\ \text { (N atural) } \\ \hline \end{gathered}$ | $V$ min <br> $V$ max <br> $\mu \mathrm{A}$ max <br> pF max <br> nary | $\begin{aligned} & I_{\text {SOURCE }}=200 \mu \mathrm{~A} ; \mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V} \text { to } 5.25 \mathrm{~V} \\ & \mathrm{I}_{\text {SINK }}=200 \mu \mathrm{~A} \end{aligned}$ |
| CONVERSION RATE <br> Conversion Time <br> Track/H old Acquisition Time <br> Throughput Rate | $\begin{aligned} & 800 \\ & 300 \end{aligned}$ | $\begin{gathered} 800 \\ 300 \\ 1 \end{gathered}$ | ns max ns max MSPS max | 16 SCLK cycles with SCLK at 20 M Hz Sine Wave Input See Serial Interface Section |

## AD7475- SPECIFICATIONS ${ }^{1}$

$\left(\mathrm{V}_{D D}=+2.7 \mathrm{~V}\right.$ to +5.25 V , REF IN $=2.5 \mathrm{~V}, \mathrm{f}_{\text {SCLK }}=20 \mathrm{MHz}$ unless otherwise noted; $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAx, }}$ unless otherwise noted.)

| Parameter | A Version ${ }^{1}$ | B Version ${ }^{1}$ | Units | TestConditions/Comments |
| :---: | :---: | :---: | :---: | :---: |
| POWER REQUIREMENTS |  |  |  |  |
| $V_{\text {D }}$ | +2.7/+5.25 | +2.7/+5.25 | $V$ min/max |  |
| $V_{\text {DRIVE }}$ | +2.7/+5.25 | +2.7/+5.25 | $V$ min/max |  |
| $I_{D D}{ }^{4}$ |  |  |  | Digital I/Ps $=0 \mathrm{~V}$ or $\mathrm{V}_{\text {DRIVE }}$. |
| N ormal M ode(Static) | 750 | 750 | $\mu \mathrm{A}$ typ | $\mathrm{V}_{\text {DD }}=4.75 \mathrm{~V}$ to 5.25 V . SCLK on or off. |
| Normal M ode (Operational) | 1.8 | 1.8 | $m A \max$ | $\mathrm{V}_{\text {DD }}=4.75 \mathrm{~V}$ to $5.25 \mathrm{~V} . \mathrm{F}_{\text {SAMPLE }}=1 \mathrm{M}$ SPS |
|  | 1.25 | 1.25 | mA max | $\mathrm{V}_{D D}=2.7 \mathrm{~V} \text { to } 3.3 \mathrm{~V} . \mathrm{F}_{\text {SAMPLE }}=1 \mathrm{MSPS}$ |
| Partial Power-Down Mode | 450 | 450 | $\mu \mathrm{A}$ typ | $\mathrm{F}_{\text {SAMPLE }}=100 \mathrm{kSPS}$ |
| Partial Power-Down M ode | 90 | 90 | $\mu \mathrm{A}$ max | (Static) |
| Full Power-Down M ode | 1 | 1 | $\mu \mathrm{A}$ max | SCLK on or off. |
| Power Dissipation ${ }^{4}$ <br> Normal M ode (Operational) | 9 | 9 | mW max | $\mathrm{V}_{\text {DD }}=5 \mathrm{~V} . \mathrm{F}_{\text {SAMPLE }}=1 \mathrm{MSPS}$ |
|  | 3.75 | 3.75 | mW max | $V_{\text {DD }}=3 \mathrm{~V} . \mathrm{F}_{\text {SAMPLE }}=1 \mathrm{MSPS}$ |
| Partial Power-D own(Static) | 450 | 450 | $\mu \mathrm{W}$ max | $V_{D D}=5 \mathrm{~V}$. |
|  | 270 | 270 | $\mu \mathrm{W}$ max | $V_{D D}=3 \mathrm{~V}$. |
| Full Power-D own | $\begin{aligned} & 5 \\ & 3 \end{aligned}$ | $\begin{aligned} & 5 \\ & 3 \end{aligned}$ | $\mu \mathrm{W} \max$ $\mu \mathrm{W}$ max | $\begin{aligned} & V_{D D}=5 \mathrm{~V} . \\ & V_{D D}=3 \mathrm{~V} . \end{aligned}$ |

NOTES
${ }^{1} \mathrm{~T}$ emperature ranges as follows: $\mathrm{A}, \mathrm{B}$ Versions: $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.
${ }^{2}$ SN R calculation includes distortion and noisecomponents.
${ }^{3}$ Sampletested @ $+25^{\circ} \mathrm{C}$ to ensure compliance.
${ }^{4}$ See POWER VERSUS THROUGHPUT RATE section.
Specificationssubject to changewithout notice.

| Parameter | A Version ${ }^{1}$ | B Version ${ }^{1}$ | Units | TestConditions/Comments |
| :---: | :---: | :---: | :---: | :---: |
| DYNAMIC PERFORMANCE Signal to Noise + Distortion ${ }^{2}$ (SINAD) | 69 | 69 | $d B \min$ | $\mathrm{F}_{\text {IN }}=455 \mathrm{kHz}$ Sine Wave, $\mathrm{f}_{\text {SAMPLE }}=1 \mathrm{M}$ sps |
| Signal to Noise Ratio (SNR) ${ }^{2}$ | 70 | 70 | dB min | $\mathrm{F}_{\text {IN }}=455 \mathrm{kHz}$ Sine Wave, $\mathrm{f}_{\text {Sample }}=1 \mathrm{M}$ sps |
| Total Harmonic Distortion (THD) | -76 | -76 | dB max | $\mathrm{F}_{\text {IN }}=455 \mathrm{kHz}$ Sine Wave, $\mathrm{f}_{\text {SAMPLE }}=1 \mathrm{M}$ sps |
| Peak Harmonic or Spurious N oise (SFDR) | -76 | -76 | dB max | $\mathrm{F}_{\text {IN }}=455 \mathrm{kHz}$ Sine Wave, $\mathrm{f}_{\text {SAMPLE }}=1 \mathrm{M}$ sps |
| Intermodulation Distortion (IM D) |  |  |  |  |
| Second Order Terms | -78 | -78 | dB typ |  |
| Third Order Terms | -78 | -78 | dB typ |  |
| Aperture D elay | 20 | 20 | ns max |  |
| A perture Jitter | 50 | 50 | ps typ |  |
| Full Power Bandwidth | 20 | 20 | M Hz typ | @ 3 dB |
| DC ACCURACY |  |  |  |  |
| Resolution | 12 | 12 | Bits |  |
| Integral N onlinearity | $\pm 2$ | $\pm 1$ | LSB max |  |
| Differential N onlinearity | $\pm 0.9$ | $\pm 0.9$ | LSB max | Guaranteed No Missed Codes to 12 Bits. (B Grade) |
| Offset Error | $\pm 3$ | $\pm 3$ | LSB max |  |
| Gain Error | $\pm 3$ | $\pm 3$ | LSB max | - |
| ANALOG INPUT |  |  |  |  |
| Input Voltage Ranges | 0 to 2.5 | 0 to 2.5 | Volts |  |
| DC Leakage Current |  | $\pm 1$ | $\mu \mathrm{A}$ max |  |
| Input Capacitance | 20 | 20 | pF typ |  |
| REFERENCE OUTPUT |  |  |  |  |
| REF OUT Output Voltage | 2.5 | 2.5 | V typ |  |
| REF OUT Impedance | tbd | tbd |  |  |
| REF OUT Temperature Coefficient | 50 | 50 | ppm/oC typ |  |
| LOGIC INPUTS |  |  |  |  |
| Input High Voltage, $\mathrm{V}_{\text {INH }}$ | $2.8$ | $2.8$ | $V$ min | $\mathrm{V}_{\text {DRIVE }}=5 \mathrm{~V}$ |
| Input Low Voltage, $\mathrm{V}_{\text {INL }}$ | 0.4 | 0.4 | $\checkmark$ max |  |
| Input Current, $\mathrm{I}_{\text {IN }}$ | $\pm 1$ | $\pm 1$ | $\mu \mathrm{A}$ max | Typically $10 \mathrm{nA}, \mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ or $\mathrm{V}_{\text {DRIVE }}$ |
| Input Capacitance, $\mathrm{C}_{1{ }^{3}}{ }^{3}$ | 10 | 10 | pF max |  |
| LOGIC OUTPUTS |  |  |  |  |
| Output High Voltage, $\mathrm{V}_{\text {OH }}$ | $V_{\text {drive }}$ |  | $\checkmark$ min | $I_{\text {source }}=200 \mu \mathrm{~A} ; \mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to 5.25 V |
| Output Low Voltage, VoL | 0.4 | 0.4 | $V$ max | $\mathrm{I}_{\text {SINK }}=200 \mu \mathrm{~A}$ |
| Floating-State Leakage Current | $\pm 10$ | $\pm 10$ | $\mu \mathrm{A}$ max |  |
| F loating-State Output Capacitance ${ }^{3}$ | 10 | 10 | pF max |  |
| Output Coding | Straight ( N | Natural) Binary |  |  |
| CONVERSION RATE |  |  |  |  |
| Conversion Time | 800 | 800 | ns max | 16 SCLK cycles with SCLK at 20 MHz |
| Track/H old Acquisition Time | 300 | 300 | ns max | Sine Wave Input |
| Throughput Rate | 1 | 1 | M SPS max | See Serial Interface Section. | unless otherwise noted.)


| Parameter | A Version ${ }^{1}$ | B Version ${ }^{1}$ | Units | TestConditions/Comments |
| :---: | :---: | :---: | :---: | :---: |
| POWER REQUIREMENTS |  |  |  |  |
| $V_{\text {DD }}$ | +2.7/+5.25 | +2.7/+5.25 | $\checkmark \min / \mathrm{max}$ |  |
| $\mathrm{V}_{\text {DRIVE }}$ | +2.7/+5.25 | +2.7/+5.25 | $V \mathrm{~min} / \mathrm{max}$ |  |
| I N ormal M ode(Static) | 1.1 | 1.1 | mA typ | $V_{D D}=4.75 \mathrm{~V}$ to 5.25 V . SCLK on or off. |
| N ormal M ode (Operational) | 2.5 | 2.5 | $m A$ max | $\mathrm{V}_{\mathrm{DD}}=4.75 \mathrm{~V}$ to $5.25 \mathrm{~V} . \mathrm{F}_{\text {SAMPLE }}=1 \mathrm{MSPS}$ |
|  | 1.7 | 1.7 | mA max | $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to $3.3 \mathrm{~V} . \mathrm{F}_{\text {SAMPLE }}=1 \mathrm{MSPS}$ |
| Partial Power-Down M ode |  |  | $\mu \mathrm{A}$ typ | $\mathrm{F}_{\text {SAM PLE }}=100 \mathrm{kSPS}$ |
| Partial Power-Down M ode | 190 | 190 | $\mu \mathrm{A}$ max | (Static) |
| Full Power-D own M ode | 90 | 90 | $\mu \mathrm{A}$ typ | $\mathrm{V}_{\text {DD }}=4.75 \mathrm{~V}$ to $5.25 \mathrm{~V} \mathrm{~F}_{\text {SAMPLE }}=1 \mathrm{kSPS}$ |
| Full Power-Down Mode | 1 | 1 | $\mu \mathrm{A}$ max | (Static) SCLK on or off. |
| Power Dissipation ${ }^{4}$ <br> Normal M ode (Operational) | 12.5 | 12.5 | mW max | $V_{\text {DD }}=5 \mathrm{~V}, \mathrm{~F}_{\text {SAMPLE }}=1 \mathrm{MSPS}$ |
| Normal M ode (Operational) | 12.1 | 12.5 5.1 | mW max | $V_{D D}=3 \mathrm{~V} \cdot \mathrm{~F}_{\text {SAM PLE }}=1 \mathrm{MSPS}$ |
| Partial Power-Down(Static) | 950 | 950 | $\mu \mathrm{W}$ max | $V_{D D}=5 \mathrm{~V}$. |
|  | 570 | 570 | $\mu \mathrm{W}$ max | $V_{D D}=3 \mathrm{~V}$. |
| Full Power-D own | 5 | 5 | $\mu \mathrm{W}$ max | $V_{D D}=5 \mathrm{~V}$. |
|  | 3 | 3 | $\mu \mathrm{W}$ max | $V_{D D}=3 \mathrm{~V}$. |

## NOTES

${ }^{1}$ T emperature ranges as follows: $\mathrm{A}, \mathrm{B}$ V ersions: $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.
${ }^{2}$ SN R calculation includes distortion and noisecomponents.
${ }^{3}$ Sampletested @ $+25^{\circ} \mathrm{C}$ to ensurecompliance.
${ }^{4}$ See POWER VERSUS THROUGHPUT RATE section.
Specifications subject to change without notice.

| Parameter | Limit at $\mathrm{T}_{\text {MIN }}, \mathrm{T}_{\text {MAX }}$ AD7475/AD 7495 | Units | Description |
| :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {SLLK }}{ }^{2}$ | 10 | kHz min |  |
|  | 20 | M Hz max |  |
| $\mathrm{t}_{\text {convert }}$ | $16^{*} \mathrm{t}_{\text {SCLK }}$ |  | $\mathrm{t}_{\text {SCLK }}=1 / \mathrm{f}_{\text {SCLK }}$ |
|  | 800 | ns max | $\mathrm{f}_{\text {SCLK }}=20 \mathrm{MHz}$ |
| $\mathrm{t}_{\text {quiet }}$ | 100 | ns min | M inimum Quiet Time required between conversions |
| $\mathrm{t}_{2}$ | 10 | ns min | cs to SCLK Setup Time |
| $t_{3}^{3}$ | 12 | ns max | Delay from CS U ntil SDATA 3-State Disabled |
| $\mathrm{t}_{4}{ }^{3}$ | 40 | ns max | Data Access Time After SCLK Falling Edge |
| $\mathrm{t}_{5}$ | $0.4 \mathrm{t}_{\text {SCLK }}$ | ns min | SCLK Low Pulse Width |
| $\mathrm{t}_{6}$ | $0.4 \mathrm{t}_{\text {SCLK }}$ | ns min | SCLK High Pulse Width |
| $\mathrm{t}_{7}$ | 10 | $n \mathrm{n}$ min | SCLK to Data Valid Hold Time |
| $\mathrm{t}_{8}{ }^{4}$ | 10 | $n \mathrm{n}$ min | SCLK falling Edge to SDATA High Impedance |
|  | 25 | ns max | SCLK falling Edge to SDATA High Impedance |
| $\mathrm{tg}^{4}$ | 15 | ns max | CS rising Edge to SDATA High Impedance |
| $\mathrm{t}_{\text {power-up }}$ | 200 | $\mu s$ typ | Power up time from Full power-down |

NOTES
${ }^{1}$ Sample tested at $+25^{\circ} \mathrm{C}$ to ensure compliance. All input signals are specified with $\mathrm{tr}=\mathrm{tf}=5 \mathrm{~ns}\left(10 \%\right.$ to $90 \%$ of $\left.\mathrm{V}_{\text {DRIVE }}\right)$ and timed from a voltage level of 1.6 Volts. See Figure 2.
${ }^{2} \mathrm{M}$ ark/Space ratio for the SCLK input is $40 / 60$ to 60/40.
${ }^{3} \mathrm{M}$ easured with the load circuit of F igure 1 and defined as the time required for the output to cross 0.8 V or 2.0 V .
${ }^{4} \mathrm{t}_{8}$ and $\mathrm{t}_{9}$ are derived from the measured time taken by the data outputs to change 0.5 V when loaded with the circuit of Figure 1 . T he measured number is then extrapolated back to remove the effects of charging or discharging the 25 pF capacitor. This means that the times, $\mathrm{t}_{8}$ and $\mathrm{t}_{9}$, quoted in the timing characteristics are the true bus relinquish time of the part and are independent of the bus loading.
Specifications subject to change without notice.


Figure 1. Serial Interface Timing Diagram

Timing Example 1: H aving $\mathrm{f}_{\text {SCLK }}=20 \mathrm{MHz}$ and a T hroughput of 1 MSPS , gives a cycle time of $\mathrm{t}_{2}+12.5\left(1 / \mathrm{f}_{\mathrm{scLK}}\right)+\mathrm{t}_{\mathrm{acq}}=$ $1 \mu \mathrm{~s}$. With $\mathrm{t}_{2}=10 \mathrm{~ns}$ min, this leaves $\mathrm{t}_{\mathrm{acq}}$ to be 365 ns . This 365 ns satisfies the requirement of 300 ns for $\mathrm{t}_{\text {acq. }}$. From figure 2 , $\mathrm{t}_{\text {acq }}$ comprises of $2.5\left(1 / \mathrm{f}_{\mathrm{SCLK}}\right)+\mathrm{t}_{8}+\mathrm{t}_{\text {quiet }}, \mathrm{t}_{8}=25 \mathrm{~ns}$. This allows a value of 215 ns for $\mathrm{t}_{\text {quiet }}$ satisfying the minimum requirement of 100 ns .
Timing Example 2: H aving $\mathrm{f}_{\mathrm{SCLK}}=5 \mathrm{M} \mathrm{Hz}$ and a Throughput of 315 K SPS, gives a cycle time of $t_{2}+12.5\left(1 / \mathrm{f}_{\text {SCLK }}\right)+\mathrm{t}_{\text {acq }}$ $=3.174 \mu \mathrm{~s}$.


Figure 2. Serial Interface Timing Example


Figure 3. Load Circuit for Digital Output Timing Specifications

AD 7475 PINCONFIGURATION SOIC/ $\mu$ SOIC


## AD 7495 PINCONFIGURATION SOIC/ $\mu$ SOIC

ABSOLUTE MAXIMUM RATINGS ${ }^{1}$
( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ unless otherwise noted)

| -0.3 V to 7 V |  |
| :---: | :---: |
| $V_{\text {Drive }}$ to GND......................-0.3 |  |
| Analog Input Voltage to GND | -0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| Digital Input Voltage to GND | -0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| Digital Output Voltage to GND | -0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| REF IN to GND .................-0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |  |
| Input Current to Any Pin Except Supplies ${ }^{2} \quad \pm 10 \mathrm{~mA}$ |  |
| Operating Temperature Range |  |
| Commercial (A Version) | $\begin{gathered} -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ -65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C} \end{gathered}$ |
| Storage Temperature Range |  |
| Junction Temperature | $+150^{\circ} \mathrm{C}$ |
| SOIC, $\mu$ SOIC Package, Power Dissipation 450 mW |  |
| $\theta_{\text {JA }}$ Thermal Impedance 1 | $\begin{aligned} & 157^{\circ} \mathrm{C} / \mathrm{N} \text { (SOIC) } \\ & 205.9^{\circ} \mathrm{C} / \mathrm{W}(\mu \mathrm{SOIC}) \end{aligned}$ |
| $\theta_{\text {Jc }}$ Thermal Impedance 5 | $56^{\circ} \mathrm{C} / \mathrm{W}$ (SOIC) |
| $43.74^{\circ} \mathrm{C} / \mathrm{W}(\mu \mathrm{SOIC})$ |  |
| Lead Temperature, Soldering |  |
| Vapor Phase (60 secs) | +2 |
| nfared (15 secs) | $+220^{\circ} \mathrm{C}$ |

## NOTES

${ }^{1}$ Stresses abovethoselisted under "A bsoluteM aximum Ratings" may causepermanent damageto thedevice. T hisis astress rating only and functional operation of thedevice at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect devicereliability.
${ }^{2}$ T ransient currents of up to 100 mA will not cause SCR latch up.


ORDERING GUIDE

| Model | Range | Linearity Error (LSB) ${ }^{1}$ | Package Option ${ }^{2}$ | Branding |
| :---: | :---: | :---: | :---: | :---: |
| AD 7495AR | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\pm 2$ | SO-8 | AD 7495AR |
| AD 7495BR | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\pm 1$ | SO-8 | AD 7495BR |
| AD 7495ARM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\pm 2$ | RM -8 | CCA |
| AD 7495BRM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\pm 2$ | RM -8 | CCB |
| AD 7475AR | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\pm 2$ | SO-8 | AD 7475AR |
| AD 7475BR | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\pm 1$ | SO-8 | AD 7475BR |
| AD 7475ARM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\pm 2$ | RM-8 | C9A |
| AD 7475BRM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\pm 2$ | RM-8 | C 9B |
| EVAL-AD $7495 C^{3}$ | $\begin{aligned} & \text { Evaluation Board } \\ & \text { Evaluation Board } \\ & \text { Controller Board } \end{aligned}$ |  |  |  |
| EVAL-AD $7475 C^{3}$ |  |  |  |  |
| EVAL-CONTROL BOARD ${ }^{4}$ |  |  |  |  |

## NOTES

${ }^{2}$ R $=$ SOIC; RM $=\mu S O I C$.
${ }^{3}$ T hiscan beused as astand-aloneevaluation board or in conjunction with theEVAL-CONTROL BOARD for evaluation/demonstration purposes.
${ }^{4} \mathrm{~T}$ his board is completeunit allowing PC to control and communicate with all A nalog D evices evaluation boardsending in theC $B$ designators.

## CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD 7475/AD 7495 feature proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. T herefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.

# Preliminary Technical Data 

PIN FUNCTION DESCRIPTION

| Pin <br> No. | Pin <br> Mnemonic | Function |
| :---: | :---: | :---: |
| 1 | REF IN | Reference Input for the AD7475. An external reference must be applied to this input. The voltage range for the external reference is $2.5 \mathrm{~V} \pm 1 \%$ for specified performance. |
|  | REF OUT | Reference Output for the AD7495. A minimum 100nF capacitance is required from this pin to GND. The internal reference can be taken from this pin but buffering is required before it is applied elsewhere in a system. |
| 2 | $\mathrm{V}_{\text {IN }}$ | Analog Input. Single-ended analog input channel. The input range is 0 to REFIN. |
| 3 | G N D | Analog Ground. Ground reference point for all circuitry on the AD7475/AD7495. All analog input signals and any external reference signal should be referred to this GND voltage. Both of these pins should connect to the AGND plane of a system. |
| 4 | SCLK | Serial Clock. Logic input. SCLK provides the serial clock for accessing data from the part. This clock input is also used as the clock source for the AD7475/AD 7495's conversion process. |
| 5 | SD ATA | D ata Out. Logic Output. The conversion result from the AD7475/AD7495 is provided on this output as a serial data stream. The bits are clocked out on the falling edge of the SCLK input. The data stream consists of four leading zeros followed by the 12 bits of conversion data which is provided M SB first. |
| 6 | $V_{\text {DRIVE }}$ | Logic Power Supply Input. The voltage supplied at this pin determines what voltage the interface of the AD7475/AD 7495 will operate at. |
| 7 | C S | Chip Select. Active low logic input. This input provides the dual function of initiating conversions on the AD7475/AD7495 and also frames the serial data transfer. |
| 8 | $V_{\text {DD }}$ | Power Supply Input. The $V_{D D}$ range for the AD7475/AD 7495 is from +2.7 V to +5.25 V . |

## Preliminary Technical Data

## TERMINOLOGY <br> Integral Nonlinearity

This is the maximum deviation from a straight line passing through the endpoints of the ADC transfer function. The endpoints of the transfer function are zero scale, a point $1 / 2$ LSB below the first code transition, and full scale, a point $1 / 2$ LSB above the last code transition.

## Differential Nonlinearity

This is the difference between the measured and the ideal 1 LSB change between any two adjacent codes in the ADC.

## Offset Error

This is the deviation of the first code transition ( 00 . . 000 ) to (00 . . 001) from the ideal, i.e AGND +0.5 LSB

## Gain Error

This is the deviation of the last code transition (111 . . . 110 ) to (111 . . 111) from the ideal (i.e., $V_{\text {REF }}-1.5$ LSB) after the offset error has been adjusted out.

## Track/Hold Acquisition Time

The track/hold amplifier returns into track mode on the 13th SCLK rising edge (see Serial Interface section). Track/H old acquisition time is the time required for the output of the track/hold amplifier to reach its final value, within $\pm 0.5 \mathrm{LSB}$, after the return from track.
Signal to (Noise + Distortion) Ratio
This is the measured ratio of signal to (noise + distortion) at the output of the A/D converter. The signal is the rms amplitude of the fundamental. Noise is the sum of all nonfundamental signals up to half the sampling frequency ( $\mathrm{f}_{\mathrm{s}} / 2$ ), excluding dc. The ratio is dependent on the number of quantization levels in the digitization process; the more levels, the smaller the quantization noise. The theoretical signal to (noise + distortion) ratio for an ideal N -bit converter with a sine wave input is given by:
Signal to $(\mathrm{N}$ oise + Distortion $)=(6.02 \mathrm{~N}+1.76) \mathrm{dB}$
Thus for a 12 -bit converter, this is 74 dB .

## Total Harmonic Distortion

Total harmonic distortion (THD) is the ratio of the rms sum of harmonics to the fundamental. For the AD 7475/ AD 7495, it is defined as:

$$
\operatorname{THD}(\mathrm{dB})=20 \log \frac{\sqrt{\mathrm{~V}_{2}^{2}+\mathrm{V}_{3}^{2}+\mathrm{V}_{4}^{2}+\mathrm{V}_{5}^{2}+\mathrm{V}_{6}^{2}}}{\mathrm{~V}_{1}}
$$

where $\mathrm{V}_{1}$ is the rms amplitude of the fundamental and $\mathrm{V}_{2}$, $V_{3}, V_{4}, V_{5}$ and $V_{6}$ are the rms amplitudes of the second through the sixth harmonics.

## Peak Harmonic or Spurious Noise

Peak harmonic or spurious noise is defined as the ratio of the rms value of the next largest component in the ADC output spectrum (up to $\mathrm{f}_{\mathrm{s}} / 2$ and excluding dc ) to the rms value of the fundamental. Normally, the value of this specification is determined by the largest harmonic in the spectrum, but for ADCs where the harmonics are buried in the noise floor, it will be a noise peak.

## Intermodulation Distortion

With inputs consisting of sine waves at two frequencies, fa and fb, any active device with nonlinearities will create distortion products at sum and difference frequencies of $\mathrm{mfa} \pm \mathrm{nfb}$ where $\mathrm{m}, \mathrm{n}=0,1,2,3$, etc. Intermodulation distortion terms are those for which neither $m$ nor $n$ are equal to zero. For example, the second order terms include ( $\mathrm{fa}+\mathrm{fb}$ ) and ( $\mathrm{fa}-\mathrm{fb}$ ), while the third order terms include $(2 f a+f b)$, $(2 f a-f b)$, $(f a+2 f b)$ and (fa $-2 f b)$.

The AD7475/AD7495 are tested using the CCIF standard where two input frequencies near the top end of the input bandwidth are used. In this case, the second order terms are usually distanced in frequency from the original sine waves while the third order terms are usually at a frequency close to the input frequencies. As a result, the second and third order terms are specified separately. The calculation of the intermodulation distortion is as per the THD specification where it is the ratio of the rms sum of the individual distortion products to the rms amplitude of the sum of the fundamentals expressed in dBs .

## PSR (Power Supply Rejection)

Variations in power supply will affect the full-scale transition, but not the conveter's linearity. Power Supply Rejection is the maximum change in the full-scale transition point due to a change in power-supply voltage from the nominal value.

## AD7475/95

## AD7475/AD 7495 PERFORMANCE CURVES

Figure 4 shows a typical FFT plot for the AD 7475 at 1 MHz sample rate and 100 kHz input frequency.


Figure 4. AD7475 Dynamic Performance
Figure 5 shows the SNR versus frequency for a 5 V supply.


Figure 5. AD7475 SNR vs Input Frequency

## Preliminary Technical Data

## CIRCUIT INFORMATION

T he AD7475/AD 7495 are fast, micro-power, 12-bit, single supply, A/D converters. The parts can be operated from a +2.7 V to +5.25 V supply. When operated from either a +5 V supply or a +3 V supply, the AD7475/ AD 7495 are capable of throughput rates of 1 M sps when provided with a 20 MHz clock.
The AD7475/AD7495 provide the user with an on-chip track/hold, A/D converter, and a serial interface housed in either an 8 -pin SOIC or $\mu$ SOIC package, which offers the user considerable space saving advantages over alternative solutions. The AD 7495 also has an on-chip 2.5 V reference. The serial clock input accesses data from the part but also provides the clock source for the successive-approximation A/D converter. The analog input range is 0 to REF IN for the AD7475 or 0 to REF OUT for the AD 7495

The AD7475/AD 7495 also feature power-down options to allow power saving between conversions. The power-down feature is implemented across the standard serial interface as described in the "M odes of Operation" section.

## CONVERTER OPERATION

The AD7475/AD7495 are 12-bit successive approximation analog-to -digital converters based around a capacitive DAC. The AD7475/95 can convert analog input signals in the range 0 V to $\mathrm{V}_{\text {ReF }}$. Figures 6 and 7 show simplified schematics of the ADC. The ADC comprises of Control Logic, SAR and a Capacitive DAC, which are used to add and subtract fixed amounts of charge from the sampling capacitor to bring the comparator back into a balanced condition. Figure 6 shows the ADC during its acquisition phase. SW2 is closed and SW1 is in position A. The comparator is held in a balanced condition and the sampling capacitor acquires the signal on $\mathrm{V}_{\text {IN }}$.


Figure 6. ADCAcquisition Phase
When the ADC starts a conversion, see figure 7, SW2 will open and SW1 will move to position B causing the comparator to become unbalanced. The Control Logic and the Capacitive DAC are used to add and subtract fixed amounts of charge from the sampling capacitor to bring the comparator back into a balanced condition. When the comparator is rebalanced the conversion is complete. The Control Logic generates the ADC output code. Figure 8 shows the ADC transfer function.


Figure 7. ADC Conversion Phase

## ADC TRANSFER FUNCTION

The output coding of the AD7475/AD 7495 is straight binary. The designed code transitions occur at successive integer LSB values (i.e., $1 / 2$ LSB, $3 / 2$ LSBs, etc.). The LSB size is $=V_{\text {REE }} / 4096$. The ideal transfer characteristic for the AD7475/AD 7495 is shown in figure 8 below.


Figure 8. AD7475/AD7495 Transfer Characteristic

## TYPICAL CONNECTION DIAGRAM

Figure 9 and figure 10 show a typical connection diagram for the AD7475 and AD7495 respectively. In both set-ups the GND pin is connected to the analog ground plane of the system. In figure 9 REF IN is connected to a decoupled 2.5 V supply from a reference source, the AD780, to provide an analog input range of 0 V to 2.5 V . Although the AD 7475 is connected to a $V_{D D}$ of +5 V , the serial interface is connected to a +3 V microprocessor. The $V_{\text {Drive }}$ pin of the AD7475 is connected to the same +3 V supply of the microprocessor to allow a 3 V logic interface, see 'Digital Inputs. In figure 10, the REF OUT pin of the AD7495 is connected to a buffer and then applied to a level shifting circuit used on the analog input to allow a bipolar signal to be applied to the AD7495. A minimum 100 nF capacitance is required on the REF OUT pin to GND. The conversion result from both ADCs is output in a 16 -bit word with four leading zeroes followed by the M SB of the 12 -bit result. For applications where power consumption is of concern, the power-down modes should
be used between conversions or bursts of several conversions to improve power performance. See Modes of Operation section of the datasheet.


Figure 9. AD7475 Typical connection Diagram
conducting current into the substrate. 20 mA is the maximum current these diodes can conduct without causing irreversable damage to the part. The capacitor C1 in figure 11 is typically about 4 pF and can primarily be attributed to pin capacitance. The resistor R1 is a lumped component made up of the on resistance of a switch. This resistor is typically about $100 \Omega$. The capacitor C2 is the ADC sampling capacitor and has a capacitance of 16 pF typically.For ac applications, removing high frequency components from the analog input signal is recommended by use of an RC low-pass filter on the relevant analog input pin. In applications where harmonic distortion and signal to noise ratio are critical the analog input should be driven from a low impedance source. Large source impedances will significantly affect the ac performance of the ADC. This may necessitate the use of an input buffer amplifier. The choice of the op amp will be a function of the particular application.
When no amplifier is used to drive the analog input the source impedance should be limited to low values. The maximum source impedance will depend on the amount of


Figure 10. AD7495 Typical connection Diagram

## Analog Input

Figure 11 shows an equivalent circuit of the analog input sturcture of the AD7475/AD 7495. The two diodes D 1 and D2 provide ESD protection for the analog inputs. Care must be taken to ensure that the analog input signal never exceeds the supply rails by more than 200 mV . This will cause these diodes to become forward biased and start

total harmonic distortion (THD) that can be tolerated. The THD will increase as the source impedance increases and performance will degrade. Figure 12 shows a graph of the total harmonic distortion versus analog input signal frequency for different source impedances.


Figure 12. THD vs. Analog Input Frequency

Figure 11. Equivalent Analog Input Circuit

## Preliminary Technical Data

## Reference Section

An external reference source should be used to supply the 2.5 V reverence to the AD 7475 . Errors in the reference source will result in gain errors in the AD7475 transfer function and will add the specified full scale errors on the part. A capacitor of at least 0.1 uF should be placed on the REF IN pin. Suitable reference sources for the AD7475 include the AD780, the AD680 and the AD 1852

The AD 7495 contains an on chip 2.5 V reference. As shown in Figure 13 the voltage that appears at the REF OUT pin is internally buffered before being applied to the ADC, the output impedence of this buffer is typically 10 Ohms. The reference is capable of sourcing up to 2 mA . The REF OUT pin should be decoupled to AGND using a 100 nF or greater capacitor.

If the 2.5 V internal reference is to be used to drive another device that is capable of glitching the reference at critical times, then the reference will have to be buffered before driving the device. To esure optimum performance of the AD7495 it is recommended that the Internal Reference not be over driven.


Figure 13. AD7495 Reference Circuit

## MODES OF OPERATION

The mode of operation of the AD7475/AD 7495 is selected by controlling the (logic) state of the Cs signal during a conversion. There are three possible modes of
operation, Normal Mode, Partial Power-Down M ode and Full Power-Down Mode. The point at which Cs is pulled high after the conversion has been initiated will determine which power-down mode, if any, that the device will enter. Similarly, if already in a power-down mode then CS can control whether the device will return to Normal operation or remain in power-down. These modes of operation are designed to provide flexible power management options. These options can be chosen to optimize the power dissipation/throughput rate ratio for differing application requirements.

## Normal Mode

This mode is intended for fastest throughput rate performance as the user does not have to worry about any power-up times with the AD7475/AD 7495 remaining fully-powered all the time. Figure 14 shows the general diagram of the operation of the AD7475/AD 7495 in this mode.

The conversion is iniated on the falling edge of cs as described in the Serial Interface section. To ensure the part remains fully powered up at all times CS must remain low until at least 10 SCLK falling edges have elapsed after the falling edge of CS. If CS is brought high any time after the 10th SCLK falling edge but before the 16th SCLK falling edge the part will remain powered up but the conversion will be terminated and SDATA will go back into tri-state. Sixteen serial clock cycles are required to complete the conversion and access the conversion result. CS may idle high until the next conversion or may idle low until sometime prior to the next conversion, (effectively idling cs low).
Once a data transfer is complete (SDATA has returned to tri-state), another conversion can be initiated after the quiet time, $\mathrm{t}_{\text {quiet, }}$ has elapsed by bringing c S low again.


Figure 14. Normal Mode Operation

## Partial Power-Down Mode

This mode is intended for use in applications where slower throughput rates are required; either the ADC is powered down between each conversion, or a series of conversions may be performed at a high throughput rate and then the ADC is powered down for a relatively long duration between these bursts of several conversions. When the AD 7475 is in partial power down, all analog circuitry is powered down except for the bias current generator and in the case of the AD 7495 all analog circuitry is powered down except for the on-chip reference and reference buffer.

To enter Partial Power-Down, the conversion process must be interrupted by bringing CS high anywhere after the second falling edge of SCLK and before the tenth falling edge of SCLK as shown in Figure 15. Once Cs has been brought high in this window of SCLKs, then the part will enter partial power down and the conversion that was intiated by the falling edge of CS will be terminated and SDATA will go back into tri-state. If CS is brought high before the second SCLK falling edge, then the part will remain in Normal Mode and will not power-down. This will avoid accidental powerdown due to glitches on the cs line.


Figure 15. Entering Partial Power-Down Mode

In order to exit this mode of operation and power the AD 7475/AD 7495 up again, a dummy conversion is performed. On the falling edge of CS the device will begin to power up, and will continue to power up as long as cs is held low until after the falling edge of the tenth SCLK. The device will be fully powered up once 16 SCLKs have elapsed and valid data will result from the next conversion as shown in figure 16. If cs is brought high before the
second falling edge of SCLK, then the AD7475/AD 7495 will go back into partial power down again. This avoids accidental power up due to glitches on the cs line, as although the device may begin to power up on the falling edge of CS, it will power down again on the rising edge of cs. If in Partial Power-Down and CS is brought high between the second and tenth falling edges of SCLK then the device will enter Full Power Down Mode.


Figure 16. Exiting Partial Power-Down Mode

## Full Power-Down Mode

This mode is intended for use in applications where slower throughput rates are required than that in the Partial Power Down Mode, as power up from a full power down would not be complete in just one dummy conversion. This mode is more suited to applications where a series of conversions performed at a relatively high throughput rate would be followed by a long period of inactivity and hence power down. When the AD7475/ AD7495 is in full power down, all analog circuitry is powered down. See Power-up Times section.

Full Power-Down is entered in a similar way as partial power down except the timing sequence shown in Figure 15 must be executed twice.T he conversion process must be interrupted in a similar fashion by bringing CS high anywhere after the second falling edge of SCLK and before the tenth falling edge of SCLK. The device will enter partial power down at this point. To reach full power down, the next conversion cycle must be interrupted in the
same way as shown in Figure 17. Once cs has been brought high in this window of SCLKs, then the part will power down completely.

NOTE: It is not necessary to complete the 16 SCLKs once cs has been brought high to enter a power down mode.
To exit Full Power Down, and power the AD7475/ AD7495 up again, a dummy conversion is performed as when powering up from partial power down. On the falling edge of CS the device will begin to power up, and will continue to power up as long as CS is held low until after the falling edge of the tenth SCLK. The power up time is longer than one dummy conversion cycle however and this time must elapse before a conversion can be initaited as shown in Figure 18. See Power-up Times section for the power up times associated with the AD7475 and the AD 7495.


Figure 17. Entering Full Power-Down Mode


Figure 18. Exiting Full Power-Down Mode

## SERIAL INTERFACE

Figure 19 shows the detailed timing diagram for serial interfacing to the AD 7475/AD 7495. The serial clock provides the conversion clock and also controls the transfer of information from the AD7475/AD 7495 during conversion.

CS initiates the data transfer and conversion process. The falling edge of CS puts the track and hold into hold mode, takes the bus out of tristate and the analog input is sampled at this point. The conversion is also initiated at this point and will require 16 SCLK cycles to complete. Once 13 SCLK falling edges have elapsed, then the track and hold will go back into track on the next SCLK rising edge as shown in figure 19. On the 16th SCLK falling edge the SDATA line will go back into tristate. If the rising edge of CS occurs before 16 SCLKs have elapsed, then the conversion will be terminated and the SDATA line will go back into tri-state, as shown in figure 20 ,
otherwise SDATA returns to tristate on the 16th SCLK falling edge as shown in figure 19.
Sixteen serial clock cycles are required to perform the conversion process and to access data from the AD7475/ 95. Cs going low provides the first leading zero to be read in by the microcontroller or DSP. The remaining data is then clocked out by subsequent SCLK falling edges beginning with the 2 nd leading zero, thus the first falling clock edge on the serial clock has the second leading zero provided. The final bit in the data transfer is valid on the sixteenth falling edge, having being clocked out on the previous (15th) falling edge. In applications with a slower SCLK, it may be possible to read in data on each SCLK rising edge, i.e. the first rising edge of SCLK after the CS falling edge would provide the first leading zero and the 15th rising SCLK edge would have DBO provided.


Figure 19. Serial Interface Timing Diagram


Figure 20. Serial Interface Timing Diagram

## MICROPROCESSOR INTERFACING

The serial interface on the AD 7475/AD 7495 allows the parts to be directly connected to a range of many different microprocessors. This section explains how to interface the AD7475/AD 7495 with some of the more common microcontroller and DSP serial interface protocols.

## AD 7475/AD 7495 to TMS320C 5x/C 54x

The serial interface on the TM S320C $5 x / C 54 x$ uses a continuous serial clock and frame synchronization signals to synchronize the data transfer operations with peripheral devices like the AD 7475/AD7495. The cs input allows easy interfacing between the TMS320C $5 x / C 54 x$ and the AD7475/AD 7495 without any glue logic required. The serial port of the TM S320C5x/C54x is set up to operate in burst mode with internal CLKX (TX serial clock) and FSX (TX frame sync). The serial port control register (SPC) must have the following setup: $\mathrm{FO}=0, \mathrm{FSM}=1$, MCM = 1 and TXM = 1 . The format bit, FO, may be set to 1 to set the word length to 8 -bits, in order to implement the power-down modes on the AD 7475/AD 7495. The connection diagram is shown in Figure 21. It should be noted that for signal processing applications, it is imperative that the frame synchronisation signal from the TM S320C $5 x / C 54 x$ will provide equidistant sampling. The $V_{\text {Drive }}$ pin of the AD7475/AD 7495 takes the same supply voltage as that of the TMS320C5x/C54x. This allows the ADC to operate at a higher voltage than the serial interface, i.e. TM S320C 5x/C 54x, if necessary.


## AD7475/AD 7495 to ADSP21xx

The ADSP21xx family of DSPs are interfaced directly to the AD7475/AD 7495 without any glue logic required.
The $V_{\text {Drive }}$ pin of the AD7475/AD 7495 takes the same supply voltage as that of the ADSP21xxx. This allows the ADC to operate at a higher voltage than the serial interface, i.e. AD SP21xxx, if necessary.
The SPORT control register should be set up as follows:
TFSW $=$ RFSW $=1$, Alternate Framing
INVRFS $=$ INVTFS $=1$, Active Low Frame Signal
DTYPE $=00$, Right Justify Data
SLEN = 1111, 16-Bit Data words
ISCLK = 1, Internal serial clock
TFSR $=$ RFSR $=1$, Frame every word
IRFS $=0$,
ITFS $=1$.
To implement the power-down modes SLEN should be set to 1001 to issue an 8 -bit SCLK burst.
The connection diagram is shown in Figure 22. The ADSP21xx has the TFS and RFS of the SPORT tied together, with TFS set as an output and RFS set as an input. The DSP operates in Alternate Framing M ode and the SPORT control register is set up as described. The Frame synchronisation signal generated on the TFS is tied to CS and as with all signal processing applications


Figure 22. Interfacing to the ADSP-21xx

Figure 21. Interfacing to the TMS320C5x

## Preliminary Technical Data

equidistant sampling is necessary. However, in this example, the timer interrupt is used to control the sampling rate of the ADC and under certain conditions, equidistant sampling may not be acheived.

The Timer registers etc. are loaded with a value which will provide an interrupt at the required sample interval. When an interrupt is received, a value is transmitted with TFS/DT (ADC control word). The TFS is used to control the RFS and hence the reading of data. The frequency of the serial clock is set in the SCLKDIV register. When the instrustion to transmit with TFS is given, (i.e. $A X 0=T X 0$ ), the state of the $S C L K$ is checked. The DSP will wait until the SCLK has gone High, Low and H igh before transmission will start. If the timer and SCLK values are chosen such that the instruction to transmit occurs on or near the rising edge of SCLK, then the data may be transmitted or it may wait until the next clock edge.
For example, the ADSP2111 has a master clock frequency of 16 MHz . If the SCLKDIV register is loaded with the value 3 then a SCLK of 2 MHz is obtained, and 8 master clock periods will elapse for every 1 SCLK period. If the timer registers are loaded with the value 803, then 100.5 SCLKs will occur between interrupts and subsequently between transmit instructions. This situation will result in non-equidistant sampling as the transmit instruction is occuring on a SCLK edge. If the number of SCLKs be tween interrupts is a whole integer figure of $N$ then equidistant sampling will be implemented by the DSP

## AD7475/AD7495 to DSP56xxx

The connection diagram in figure 23 shows how the AD 7475/AD 7495 can be connected to the SSI (Synchronous Serial Interface) of the DSP56xxx family of DSPs from M otorola. The SSI is operated in Synchronous Mode (SYN bit in CRB =1) with internally generated 1bit clock period frame sync for both TX and RX (bits FSL1 $=1$ and FSLO $=0$ in CRB). Set the word length to 16 by setting bits WL1 $=1$ and $W L 0=0$ in CRA. To implement the power-down modes on the AD 7475/ AD 7495 then the word length can be changed to 8 bits by setting bits WL1 $=0$ and $W L 0=0$ in CRA. It should be noted that for signal processing applications, it is imperative that the frame synchronisation signal from the DSP56xxx will provide equidistant sampling. The $\mathrm{V}_{\text {drive }}$ pin of the AD7475/AD 7495 takes the same supply voltage as that of the DSP56xxx. This allows the ADC to operate at a higher voltage than the serial interface, i.e. DSP56xxx, if necessary.


## AD7475/AD7495 to MC68HC16

The Serial Peripheral Interface (SPI) on the MC68HC16 is configured for M aster M ode ( $\mathrm{MSTR}=1$ ), Clock Polarity Bit $(\mathrm{CPOL})=1$ and the Clock Phase Bit (CPHA) $=0$. The SPI is configured by writing to the SPI Control Register (SPCR) - see 68 H C 16 user manual. The serial transfer will take place as a 16-bit operation when the SIZE bit in the SPCR register is set to SIZE $=1$. To implement the power-down modes with an 8-bit transfer set $\mathrm{SIZE}=0$. A connection diagram is shown in figure 24. The $V_{\text {drive }}$ pin of the AD 7475/AD 7495 takes the same supply voltage as that of the MC68HC16. This allows the ADC to operate at a higher voltage than the serial interface, i.e. M C 68H C 16, if necessary.


Figure 24. Interfacing to the MC68HC16

## OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).

8-lead SOIC (SO-8)


8-lead microSOIC (RM-8)


