# ANALOG DEVICES

# 32-Channel Infinite Sample-and-Hold

AD5533

# **Preliminary Technical Data**

### FEATURES

Infinite Sample & Hold Capability to  $\pm 0.012\%$  accuracy High Integration: 32-channel SHA in 12x12 mm<sup>2</sup> LFBGA Per channel acquisition time of 16µs max Adjustable Voltage Output Range Output Voltage Span 10V Output impedance 0.5 $\Omega$ Readback capability Serial DSP-/Microcontroller-compatible Interface Parallel interface

### APPLICATIONS

Level Setting Instrumentation Automatic Test Equipment Industrial Control Systems Data Acquisition Low Cost I/O


## **GENERAL DESCRIPTION**

2.7V to 5.25V,  $\dot{V}_{SS}$  = -4.75V to -16.5V and  $V_{DD}$ = 8V to 16.5V and requires a stable +3V reference on REF\_IN as well as an offset voltage on OFFS\_IN.

## **PRODUCT HIGHLIGHTS**

1. Infinite Droopless Sample & Hold Capability.

2. The AD5533 is available in a 74-lead LFBGA package with a body size of 12mm by 12mm.



\*Protected by U.S. Patent No. 5684481; other patents pending

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781/329-4700 World Wide Web Site: http://www.analog.com Fax: 781/326-8703 Analog Devices, Inc., 1999

REV. PrG 10/99

# AD5533 SPECIFICATIONS

 $(V_{DD} = +8V \text{ to } +16.5V, V_{SS} = -4.75V \text{ to } -16.5V; AV_{CC} = +4.75V \text{ to } +5.25V; DV_{CC} = +2.7V \text{ to } +5.25V; AGND = DGND = DAC_GND = 0V; REF_IN = 3V; Output Range from V_{SS}+2.2V \text{ to } V_{DD} -2V. All outputs unloaded. All specifications T_{MIN} to T_{MAX} unless otherwise noted.)$ 

Parameter <sup>1</sup>	A Version <sup>2</sup>	Units	<b>Conditions/Comments</b>
ANALOG CHANNEL			
$V_{IN}$ to $V_{OUT}$ Nonlinearity	± 0.012	% max	
	$\pm 0.006$	% typ	After gain and offset adjustment
Gain	+3.5	typ	
Offset Error	± 50	mV max	
Gain Error	± 60	mV max	
ANIALOC INDUT (V)			
ANALOG INPUT (V <sub>IN</sub> )	0 to 12	v	Nominal Innut Dange
Input Voltage Range	0 to +3		Nominal Input Range
Input Current	100	nA max	$V_{\rm IN}$ being acquired on one channel
	3.2	μA max	V <sub>IN</sub> being acquired on all 32channels simultaneously - Cal Mode
Input Capacitance	50	pF typ	simulaneously - Car Wode
Input Lower Deadband	60	mV max	See Figure 5
Input Upper Deadband	30	mV max	See Figure 5
ANALOG INPUT (OFFS_IN) Input Current	100	nA max	
<b>`</b>			
VOLTAGE REFERENCE			
REF_IN		T	
Nominal Input Voltage	+3.0	V	
Input Voltage Range	+2.85/+3.15	V min/max	
Input Current	50	nA max	
REF_OUT		77.1	
Output Voltage	3	V typ	
Output Impedance	TBD	kΩ typ	
Reference Drift	60	ppm/°C typ	
ANALOG OUTPUTS (V <sub>out</sub> 0-31)			
Output Temp Coeff <sup>4</sup>	20	ppm/°C typ	
DC Output Impedance	0.5	$\hat{\Omega}$ typ	
Output Range	$V_{SS}$ +2.2 / $V_{DD}$ - 2	V min/max	100μA output load
Resistive Load <sup>5</sup>	5	$k\Omega$ min	
Capacitive Load	500	pF max	
Short-Circuit Current	10	mA typ	
DC Power Supply Rejection Ratio	-70	dB typ	$V_{DD} = 15V \pm 5\%$
115 5	-70	dB typ	$V_{SS}^{DD} = -15V \pm 5\%$
DC Crosstalk <sup>3</sup>	250	μV max	55
ANALOG OUTPUT (OFFS_OUT)			
Output Temp Coeff <sup>4</sup>	10	ppm/°C typ	
DC Output Impedance	1.3	$k\Omega$ typ	
Output Range	60 /+REF_IN-30		
Output Current	10 /+KEF_IN-30	μA max	Source Current
Capacitive Load	100	pF typ	
Capacitive Luau	100	իւ մի	
DIGITAL INPUTS			
Input Current	1	u A may	
-	$\pm 1$	μA max V max	DV = 5V + 5%
Input Low Voltage	0.8		$DV_{CC} = 5V\pm5\%$ $DV_{CC} = 3V\pm10\%$
Input High Voltage	0.4	V max	$Dv_{CC} = 3v \pm 10\%$
Input High Voltage	2.0	V min	
Input Hysteresis ( $\overline{SCLK}$ and $\overline{CS}$ only)		mV typ	
Input Capacitance	10	pF max	
Nome			

NOTES:

<sup>2</sup>A Version: Industrial temperature range -20°C to +85°C. <sup>3</sup>Guaranteed by design and characterisation, not production tested <sup>4</sup>AD780 as reference for the AD5533

<sup>5</sup>Ensure that you do not exceed Tj(max). See max. ratings.

Specifications subject to change without notice

<sup>&</sup>lt;sup>1</sup>See Terminology

# AD5533 SPECIFICATIONS

 $(V_{DD} = +8V \text{ to } +16.5V, V_{SS} = -4.75V \text{ to } -16.5V; AV_{CC} = +4.75V \text{ to } +5.25V; DV_{CC} = +2.7V \text{ to } +5.25V; AGND = DGND = DAC_GND = 0V; REF_IN = 3V; Output Range from V_{SS}+2.2V \text{ to } V_{DD} -2V. All outputs unloaded. All specifications T_{MIN} to T_{MAX} unless otherwise noted.)$ 

Parameter <sup>1</sup>	A Version <sup>2</sup>	Units	Conditions/Comments
DIGITAL OUTPUTS $(\overline{BUSY}, DOUT)^3$			
Output Low Voltage	0.4	V max	$DV_{CC} = 5V$ . Sinking 200 $\mu$ A
Output High Voltage	4.0	V min	$DV_{CC} = 5V$ . Sourcing 200 $\mu$ A
Output Low Voltage	0.4	V max	$DV_{CC} = 3V$ . Sinking 200 $\mu$ A
Output High Voltage	2.4	V min	$DV_{CC} = 3V$ . Sourcing 200 $\mu$ A
High Impedance Leakage Current <sup>4</sup>	±10	μA max	
High Impedance Output Capacitance <sup>4</sup>	15	pF typ	
POWER REQUIREMENTS			
Power-Supply Voltages			
V <sub>DD</sub>	+8/+16.5	V min/max	
V <sub>ss</sub>	-4.75/-16.5	V min/max	
AV <sub>CC</sub>	+4.75/+5.25	V min/max	
DV <sub>cc</sub>	+2.7/+5.25	V min/max	
Power-Supply Currents <sup>5</sup>			
I <sub>DD</sub>	TBD	mA max	8 mA typ
I <sub>SS</sub>	TBD	mA max	8 mA typ
AI <sub>CC</sub>	TBD	mA max	27 mA typ
DI <sub>cc</sub>	< 1	mA max	
Power Dissipation <sup>5</sup>	250	mW typ	$V_{DD}$ =10V, $V_{SS}$ =-5V

NOTES:

<sup>1</sup>See Terminology

<sup>2</sup>A version: Industrial temperature range -20°C to +85°C.

<sup>3</sup>Guaranteed by design and characterisation, not production tested

<sup>4</sup>D<sub>OUT</sub> only <sup>5</sup>Outputs Unloaded.

Specifications subject to change without notice

## **AC Characteristics**

 $(V_{DD} = +8V \text{ to } +16.5V, V_{SS} = -4.75V \text{ to } -16.5V; AV_{CC} = +4.75V \text{ to } +5.25V; DV_{CC} = +2.7V \text{ to } +5.25V; AGND = DGND = DAC_GND = 0V; REF_IN = 3V; Output Range from V_{SS}+2.2V \text{ to } V_{DD} -2V. All outputs unloaded. All specifications T_{MIN} to T_{MAX} unless otherwise noted).$ 

Parameter <sup>1</sup>	A Version <sup>2</sup>	Units	<b>Conditions/Comments</b>
Output Settling Time	3	μs max	100pF load Acquire $V_{\rm IN}$ to $\pm$ 0.012% accuracy
Acquisition Time	16	μs max	
OFFS_IN Settling Time	10	μs max	
Digital Feedthrough	0.5	nV-s typ	
Output Noise Spectral Density	TBD	nV/(Hz) <sup>1/2</sup> typ	
AC Crosstalk	20	nV-s typ	

CHNICATA

NOTES:

<sup>1</sup>Guaranteed by design and characterisation, not production tested

<sup>2</sup>A version: Industrial temperature range -20°C to +85°C.

## **Timing Characteristics** Parallel Interface

Parameter <sup>1,2</sup>	Limit at T <sub>MIN</sub> , T <sub>MAX</sub> (A Version)	Units	Conditions/Comments
t <sub>1</sub> t <sub>2</sub> t <sub>3</sub> t <sub>4</sub> t <sub>5</sub>	0 0 50 50 20	ns min ns min ns min ns min ns min ns min	$ \overline{CS} \text{ to } \overline{WR} \text{ Setup Time} \\ \overline{CS} \text{ to } \overline{WR} \text{ Hold Time} \\ \overline{CS} \text{ Pulse Width Low} \\ \overline{WR} \text{ Pulse Width Low} \\ A4-A0, CAL, OFFS_SEL to } \overline{WR} \text{ Setup Time} \\ A4-A0, CAL, OFFS SEL to } \overline{WR} \text{ Hold Time} \\ \end{array} $

NOTES:

## **Serial Interface**

<sup>1</sup> See Interface Timing <sup>2</sup> Guaranteed by desig Serial Inter	n and characterization, not production to	ested.	R
Parameter <sup>1,2</sup>	Limit at T <sub>MIN</sub> , T <sub>MAX</sub> (A Version)	Units	Conditions/Comments
f <sub>CLKIN</sub>	20	MHz max	SCLK frequency
t <sub>1</sub>	23	ns min	SCLK High Pulse Width
$t_2$	23	ns min	SCLK Low Pulse Width
t <sub>3</sub>	5	ns min	SYNC Falling Edge to SCLK Falling Edge Setup
			Time
t <sub>4</sub>	TBD	ns min	SYNC Low Time
t <sub>5</sub>	10	ns min	D <sub>IN</sub> Setup Time
t <sub>6</sub>	5	ns min	$D_{IN}$ Hold Time
t <sub>7</sub>	5	ns min	SYNC Falling Edge to SCLK Rising Edge Setup Time
$t_8^{3}$	10	ns max	SCLK Rising Edge to D <sub>OUT</sub> Valid
$t_{9}^{3}$	20	ns max	SCLK Falling Edge to D <sub>OUT</sub> High Impedance

NOTES:

<sup>1</sup>See Interface Timing Diagrams on following page <sup>2</sup>Guaranteed by design and characterization, not production tested.

<sup>3</sup>These numbers are measured with the load circuit of Figure 2




Figure 1. Parallel Write (SHA Mode only)




Figure 2. Load Circuit for Dout Timing Specifications

MSB




Figure 4. 14-Bit Read (Both Readback Modes)

LSB

Model	Function	Output Impedance	Output Voltage Span	Package Option
AD5533ABC-1	32-channel SHA only	0.5Ω typ	10V	74-lead LFBGA
AD5532ABC-1*	32 DACs, 32-channel SHA	0.5Ω typ	10V	74-lead LFBGA
AD5532ABC-2* AD5532ABC-3*	32 DACs, 32-channel SHA 32 DACs, 32-channel SHA	0.5Ω typ 500Ω typ	20V 10V	74-lead LFBGA 74-lead LFBGA
AD5532ABC-5*	32 DACs, 32-channel SHA	1kΩ typ	10V	74-lead LFBGA

### **ORDERING GUIDE**

\* Separate datasheet

ABSOLUTE MAXIMUM RATINGS*
$(T_A = +25^{\circ}C \text{ unless otherwise noted})$
$V_{\mbox{\tiny DD}}$ to AGND0.3V to +17V
$V_{SS}$ to AGND+0.3V to -17V
$AV_{\rm cc}$ to AGND, DAC_GND0.3V to +7V
DV <sub>cc</sub> to DGND0.3V to +7V
Digital Inputs to DGND0.3V to DV <sub>cc</sub> +0.3V
Digital Outputs to DGND
REF_IN to AGND, DAC_GND0.3V to +7V
V <sub>IN</sub> to AGND, DAC_GND0.3V to +7V
$V_{OUT}$ 0-31 to AGND $V_{SS}$ -0.3V to $V_{DD}$ +0.3V
OFFS_IN to AGND $V_{\text{SS}}\text{-}0.3V$ to $V_{\text{DD}}\text{+}0.3V$
OFFS_OUT to AGNDAGND-0.3V to $\mathrm{AV}_{\mathrm{CC}}\text{+}0.3\mathrm{V}$
AGND to DGNDTBD

Operating Temperature Range
Industrial20°C to +85°C
Storage Temperature Range65°C to +150°C
Junction Temperature (T <sub>J</sub> max)+150°C
74-lead LFBGA Package,
Power Dissipation $(T_J \text{ max } - T_A)/\theta_{JA} \text{ mW}$
$\theta_{JA}$ Thermal Impedance75°C /W
Solder Ball Temperature, SolderingTBD °C.
NOTES:
<sup>1</sup> Stresses above those listed under "Absolute Maximum Ratings" may cause permanent
damage to the device. This is a stress rating only, and functional operation of the
device at these or any other conditions above those listed in the operational sections
of this specification is not implied. Exposure to absolute maximum rating conditions
for extended periods may affect device reliability

for extended periods may affect device reliability. <sup>2</sup>Transient currents of up to 100mA will not cause SCR latch-up

### CAUTION -

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD5533 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



Τ

## **PIN FUNCTION DESCRIPTION**

AD5533	Function
AGND(1-2)	Analog GND pins.
AV <sub>CC</sub> (1-2)	Analog supply pins. Voltage range from +4.75V to +5.25V.
V <sub>DD</sub> (1-4)	$V_{DD}$ supply pins. Voltage range from +8V to +16.5V.
$V_{ss}$ (1-4)	$V_{ss}$ supply pins. Voltage range from -4.75V to -16.5V.
DGND	Digital GND pins
DV <sub>CC</sub>	Digital supply pins. Voltage range from +2.7V to +5.25V.
DAC_GND(1-2)	Reference GND supply for all the DACs.
REF_IN	Reference voltage for channels 0-31
REF_OUT	Reference output voltage
V <sub>OUT</sub> (0-31)	Analog output voltages from the 32 channels.
$V_{IN}$ A4-A1 <sup>1</sup> , A0 <sup>2</sup>	Analog input voltage
$\operatorname{CAL}^{1}$	Parallel Interface: 5 address pins for 32 channels. A4=MSB of channel address. A0=LSB Parallel Interface: Control input which allows all 32 channels to acquire V <sub>IN</sub> simulta neously
$\overline{\text{CS}}$ / $\overline{\text{SYNC}}$	This pin is both the active low Chip Select pin for the parallel interface and the Frame
	Synchronisation pin for the serial interface.
$\overline{\mathbf{W}}\overline{\mathbf{R}}^{1}$	Parallel Interface. Write pin. Active low. This is used in conjunction with the $\overline{CS}$ pin to
	address the device using the parallel interface.
OFFSET_SEL <sup>1</sup>	Offset Select pin. This is activated when writing to the DAC which provides its output at the OFFS_OUT pin.
SCLK <sup>2</sup>	Serial Clock input for serial interface. This operates at clock speeds up to 20MHz
${\rm D_{IN}}^2$	Data input for serial interface. Data must be valid on the falling edge of SCLK
D <sub>OUT</sub>	Output from the DAC registers for readback. Data is clocked out on the rising edge of SCLK and is valid on the falling edge of SCLK.
$SER/\overline{PAR}^{1}$	This pin allows the user to select whether the serial or parallel interface will be used. If the pin is tied low, the parallel interface will be used. If it is tied high, the serial interface will be used.
OFFS_IN	Offset input. The user can supply a voltage here to offset the output span. OFFS_OUT can also be tied to this pin if the user wants to drive this pin with the Offset Channel.
OFFS_OUT	Offset output. This is the acquired offset voltage which can be tied to OFFS_IN to offset the span.
$\overline{B}\overline{U}\overline{S}\overline{Y}$	This output tells the user when the input voltage is being acquired. It goes low during
	acquisition and returns high when the acquisition operation is complete.
TRACK/RESET <sup>2</sup>	If this input is held high, $V_{IN}$ is acquired once the channel is addressed. While it is held low, the input to the gain/offset stage is switched directly to $V_{IN}$ . The addressed channel
	begins to acquire $V_{IN}$ on the rising edge of TRACK. See TRACK Input section for further information. This input can also be used as a means of resetting the complete
	device to its power-on-reset conditions. This is achieved by applying a low going pulse of between 50ns and 150ns to this pin. See section on RESET Function for further details.

NOTES:

<sup>1</sup>Internal Pull-down devices on these logic inputs. Therfore, they can be left floating and will default to a logic low condition. <sup>2</sup>Internal Pull-up devices on these logic inputs. Therfore, they can be left floating and will default to a logic high condition.

## AD5533

## **Preliminary Technical Data**

### TERMINOLOGY

#### $V_{\mbox{\scriptsize IN}}$ to $V_{\mbox{\scriptsize OUT}}$ Nonlinearity

This is a measure of the maximum deviation from a straight line passing through the endpoints of the  $V_{\rm IN}$  vs.  $V_{\rm OUT}$  transfer function. It is expressed as a percentage of the full-scale span.

#### **Offset Error**

This is a measure of the output error when  $V_{IN} = 60 mV$ . Ideally, with  $V_{IN} = 60 mV$ :

 $V_{\rm OUT} = (Gain * 60) - ((Gain - 1) * V_{\rm OFFS_IN}) \ mV$ Offset error is a measure of the difference between  $V_{\rm OUT}$ (actual) and  $V_{\rm OUT}$  (ideal). It is expressed in mV.

#### **Gain Error**

This is a measure of the span error of the analog channel. It is the deviation in slope of the transfer function expressed in mV. It is calculated as:

Gain Error = Ideal Fullscale Output - Actual Fullscale Output - Offset Error

where

Ideal Fullscale Output =  $Gain^2.97 - ((Gain-1)^*V_{OFFS_IN})$ 

#### **Output Temp Coefficient**

This is a measure of the change in analog output with changes in temperature. It is expressed in ppm/°C.

### **DC** Power-Supply Rejection Ratio

DC Power-Supply Rejection Ratio (PSRR) is a measure of the change in analog output for a change in supply voltage ( $V_{DD}$  and  $V_{SS}$ ). It is expressed in dBs.  $V_{DD}$  and  $V_{SS}$  are varied  $\pm$  5%.

### **DC** Crosstalk

This the DC change in the output level of one channel in response to a full-scale change in the output of all other channels. It is expressed in  $\mu$ V.

#### **Output Settling Time**

This is the time taken from when  $\overline{BUSY}$  goes high to when the output has settled to  $\pm 0.012\%$  ( $\pm 0.5$  LSB at 12 bits).

#### **Acquisition Time**

This is the time taken for the  $V_{IN}$  input to be acquired. It is the length of time that **BUSY** stays low.

#### **OFFS\_IN Settling Time**

This is the time taken from a step change in input voltage on OFFS\_IN until the output has settled to within  $\pm$  0.2% ( $\pm$  0.5 LSB at 9 bits).

#### **Digital Feeedthrough**


This is a measure of the impulse injected into the analog outputs from the digital control inputs when the part is not being written to, i.e.  $\overline{CS}/\overline{SYNC}$  is high. It is specified in nV-secs and is measured with a worst-case change on the digital input pins, e.g. from all 0s to all 1s and vice versa.

### **Output Noise Spectral Density**

This is a measure of internally generated random noise. Random noise is characterized as a spectral density (voltage per root Hertz). It is measured in  $nV/(Hz)^{1/2}$ .

#### **AC** Crosstalk

This is the area of the glitch that occurs on the output of one channel while another channel is acquiring. It is expressed in nV-secs.







Figure 9. AD5533 V<sub>out</sub> Source and Sink Capability Figure 10. AD5533 Acquisition Time and Output Settling Time Figure 11. AD5533 Noise distribution

TBD
-----

Figure 12. Output Noise Spectral Density (V<sub>out</sub> and REFOUT)





## AD5533 74-LEAD LFBGA BALL CONFIGURATION

LFBGA Number	Ball Name	LFBGA Number	Ball Name	LFBGA Number	Ball Name
A1	N/C	C10	AVCC1	J10	VO9
A2	A4	C11	REF_OUT	J11	VO11
A3	A2	D1	VO20	K1	VO17
A4	A0	D2	DAC_GND2	K2	VO15
A5	$\overline{CS}/\overline{SYNC}$	D10	AVCC2	K3	VO27
A6	DVCC	D11	OFFS_OUT	K4	VSS3
A7	SCLK	E1	VO26	K5	VSS1
A8	OFFSET_SEL	E2	VO14	K6	VSS4
A9	$\overline{\mathrm{BUSY}}$	E10	AGND1	K7	VDD2
A10	TRACK/RESET	E11	OFFS_IN	K8	VO2
A11	N/C	F1	VO25	K9	VO10
B1	VO16	F2	VO21	K10	VO13
B2	N/C	F10	AGND2	K11	VO12
B3	A3	F11	VO6	L1	N/C
B4	A1	G1	VO24	L2	VO28
B5	$\overline{W}\overline{R}$	G2	VO8	L3	VO29
B6	DGND	G10	VO5	L4	VO30
B7	DIN	G11	VO3	L5	VDD3
B8	CAL	H1	VO23	L6	VDD1
B9	$SER/\overline{PAR}$	H2	VIN	L7	VDD4
B10	DOUT	H10	VO4	L8	VO31
B11	REF_IN	H11	VO7	L9	VO0
C1	VO18	J1	VO22	L10	VO1
C2	DAC_GND1	J2	VO19	L11	N/C
C6	N/C	J6	VSS2		

## FUNCTIONAL DESCRIPTION

The AD5533 can be thought of as consisting of an ADC and 32 DACs in a single package. The input voltage  $V_{\rm IN}$  is sampled and converted into a digital word. The digital result is loaded into one of the DAC registers and is converted (with gain and offset) into an analog output voltage ( $V_{\rm OUT}$ 0 -  $V_{\rm OUT}$  31). Since the channel output voltage is effectively the output of a DAC there is no droop associated with it. As long as power is maintained to the device the output voltage will remain constant until this channel is addressed again.

To update a single channel's output voltage the required new voltage level is set up on the common input pin,  $V_{IN}$ . The desired channel is then addressed via the parallel port or the serial port. When the channel address has been loaded, provided TRACK is high, the circuit begins to acquire the correct code to load to the DAC in order that the DAC output matches the voltage on  $V_{IN}$ . The BUSY pin goes low and remains so until the acquistion is complete. The non-inverting input to the output buffer is tied to V<sub>IN</sub> during the acquisition period to avoid spurious outputs while the DAC acquires the correct code. The acquistion is completed in 16  $\mu$ s max. Then **BUSY** pin goes high and the updated DAC output assumes control of the output voltage. The output voltage of the DAC is connected to the non-inverting input of the output buffer. The held voltage will remain on the output pin indefinitely, without drooping, as long as power is maintained to the device.

On power-on, all the DACs, including the offset channel, are loaded with zeros. The outputs of the DACs are at 60mV and the outputs of the output buffers are at negative full-scale. If the OFFS\_IN pin is driven by the onboard offset channel, the outputs  $V_{OUT}0$  to  $V_{OUT}31$  are also at 60mV on power-on since OFFS\_IN = 60mV ( $V_{OUT}=3.5*V_{DAC}-2.5*V_{OFFS IN}=210mV-150mV=60mV$ ).

## Output Buffer Stage - Gain and Offset

The function of the output buffer stage is to translate the 0-3V output of the DAC to a wider range. This is done by gaining up the DAC output by 3.5 and offsetting the voltage by the voltage on OFFS\_IN pin.

$$V_{OUT} = 3.5^* V_{DAC} - 2.5^* V_{OFFS_{IN}}$$

 $V_{\text{DAC}}$  is the output of the DAC  $V_{\text{OFFS_IN}}$  is the voltage at the OFFS\_IN pin

The following table shows how the output range on  $V_{\rm OUT}$  relates to the Offset voltage supplied by the user:

SAMPLE OUTPUT VOLTAGE RANGES

V <sub>offs_in</sub> (V)	V <sub>DAC</sub> (V)	V <sub>OUT</sub> (V)	
0.5	0 to 3	-1.25 to 9.25	
1	0 to 3	-2.5 to 8	

 $V_{\rm OUT}$  is limited only by the headroom of the output amplifiers.  $V_{\rm OUT}$  must be within maximum ratings.

### Offset Voltage Channel

The offset voltage can be supplied externally by the user at OFFS\_IN or it can be supplied by an additional offset voltage channel on the device itself. The required offset voltage is set up on  $V_{\rm IN}$  and acquired by the offset DAC. This offset channel's DAC output is connected directly to OFFS\_OUT. By connecting OFFS\_OUT to OFFS\_IN this offset voltage can be used as the offset voltage for the 32 output amplifiers. It is important to choose the offset so that  $V_{\rm OUT}$  is within maximum ratings.

### **Reset Function**

The reset function on the AD5533 can be used to reset all nodes on this device to their power-on-reset condition. This is implemented by applying a low going pulse of between 50ns and 150ns to the TRACK/RESET pin on the device. If the applied pulse is less than 50ns it is taken as being a glitch and no operation takes place. If the applied pulse is wider than 150ns this pin adopts its track function on the selected channel,  $V_{\rm IN}$  is switched to the output buffer and an acquisition on the channel will not occur until a rising edge of TRACK.

### TRACK Function

Normally in SHA mode of operation,  $\overline{TRACK}$  is held high and the channel begins to acquire when it is addressed. However, if  $\overline{TRACK}$  is low when the channel is addressed,  $V_{\rm IN}$  is switched to the output buffer and an acquisition on the channel will not occur until a rising edge of  $\overline{TRACK}$ . At this stage the  $\overline{BUSY}$  pin will go low until the acquisition is complete at which point the DAC assumes control of the voltage to the output buffer and  $V_{\rm IN}$  is free to change again without affecting this output value.




Figure 13. Typical ATE circuit using TRACK Input

This is useful in an application where the user wants to ramp up  $V_{\rm IN}$  until  $V_{\rm OUT}$  reaches a particular level (Figure 13).  $V_{\rm IN}$  doesn't need to be acquired continuously while it is ramping up. TRACK can be kept low and only when  $V_{\rm OUT}$  has reached its desired voltage is TRACK brought high. At this stage, the acquisition of  $V_{\rm IN}$  begins.

In the example shown, a desired voltage is required on the output of the pin driver. This voltage is represented by one input to a comparator. The microcontroller/ microprocessor ramps up the input voltage on  $V_{\rm IN}$  through a DAC. TRACK is kept low while the voltage on  $V_{\rm IN}$  ramps up so that  $V_{\rm IN}$  is not continually acquired. When the desired voltage is reached on the output of the pin driver, the comparator output switches. The  $\mu C/\mu P$  then knows what code is required to be input in order to get the desired voltage at the DUT. The TRACK input is now brought high and the part begins to acquire  $V_{\rm IN}$ . BUSY goes low until  $V_{\rm IN}$  has been acquired. When BUSY goes high the output buffer is switched from  $V_{\rm IN}$  to the output of the DAC.

### **MODES OF OPERATION**

The AD5533 can be used in 3 different modes. These modes are set by two Mode bits, the first 2 bits in the serial word. The 01 option (DAC Mode) is not available for the AD5533. To avail of this mode refer to the AD5532 datasheet. If you attempt to set up DAC mode the AD5533 will enter a test-mode and a 24 clock write will be necessary to clear this.

**MODES OF OPERATION** 

Mode Bit 1	Mode Bit 2	Operating Mode
0	0	SHA Mode
0	1	DAC Mode (not available)
1	0	Acquire and Readback
1	1	Readback

#### 1) SHA Mode:

In this standard mode a channel is addressed and that channel acquires the voltage on  $V_{\rm IN}$ . This mode requires a 10-bit write to address the relevant channel ( $V_{\rm OUT}0$ - $V_{\rm OUT}31$ , Offset Channel or all channels).

#### 2) Acquire and Readback Mode:

This mode allows the user to acquire  $V_{\rm IN}$  and read back the data in a particular DAC register. The relevant DAC is addressed (10-bit write) and  $V_{\rm IN}$  is acquired in 16µs (max). Following the acquisition the next falling edge of SYNC clocks the data in the relevant DAC register out onto the  $D_{\rm OUT}$  line in a 14-bit serial format. During readback  $D_{\rm IN}$  is ignored. The full acquisition time must elapse before the DAC register data can be clocked out.

### 3) Readback Mode

Again, this is a readback mode but no acquisition is performed. The relevant DAC is addressed (10-bit write) and on the next falling edge of  $\overline{\text{SYNC}}$ , the data in the relevant DAC register is clocked out onto the D<sub>OUT</sub> line in

a 14-bit serial format. The serial write and read words can be seen in Figure x.

This feature allows the user to readback the DAC register code of any of the DACs. Readback is useful if the system has been calibrated and the user wants to know what code in the DAC corresponds to a desired voltage on  $V_{\rm OUT}$ .

## INTERFACES

#### Serial Interface

The SER/ $\overline{PAR}$  pin is tied high to enable the serial interface and to disable the parallel interface. The serial interface is controlled by 4 pins as follows:

<u>SYNC</u>, **D**<sub>IN</sub>, **SCLK**: Standard 3-wire interface pins. The SYNC pin is shared with the  $\overline{CS}$  function of the parallel interface.

 $D_{OUT}$ : Data Out pin for reading back the contents of the DAC registers. The data is clocked out on the rising edge of SCLK and is valid on the falling edge of SCLK.

Cal bit: This is used as a calibration instruction. When this is high all 32 channels acquire  $V_{\rm IN}$  simultaneously.

Offset\_Sel bit: Used to address the offset voltage control channel. Normally low.

A4-A0: Used to address any one of the 32 channels (A4 = MSB of address, A0=LSB).

DB13-DB0: These are used in both Readback modes to read a 14-bit word from the addressed DAC register.

The serial interface is designed to allow easy interfacing to most microcontrollers and DSPs, e.g., PIC16C, PIC17C, QSPI, SPI, DSP56000, TMS320 and ADSP21xx, without the need for any glue logic. When interfacing to the 8051, the SCLK must be inverted. The Microprocessor/Microcontroller Interface section explains how to interface to some popular DSPs and microcontrollers.

Figures 3 and 4 show the timing diagram for a serial read and write to the AD5533. The serial interface works with both a continuous and a noncontinuous serial clock. The first falling edge of  $\overline{SYNC}$  resets a counter that counts the number of serial clocks to ensure the correct number of bits are shifted in and out of the serial shift registers. Any further edges on  $\overline{SYNC}$  are ignored until the correct number of bits are shifted in or out. Once the correct number of bits have been shifted in or out, the SCLK is ignored. In order for another serial transfer to take place the counter must be reset by the falling edge of SYNC. In readback the first rising SCLK edge after the falling edge of  $\overline{SYNC}$  causes  $D_{OUT}$  to leave its high impedance state and data is clocked out onto the  $D_{\mbox{\tiny OUT}}$  line and also on subsequent SCLK rising edges. The D<sub>OUT</sub> pin goes back into a high impedance state on the falling edge of the 14th SCLK. Data on the  $D_{IN}$  line is latched in on the first SCLK falling edge after the falling edge of the SYNC signal and on subsequent SCLK falling edges. The serial interface will not shift data in or out until it receives the falling edge of the  $\overline{SYNC}$  signal.

## **Parallel Interface**


The SER/PAR bit must be tied low to enable the parallel interface and disable the serial interface. The parallel interface is controlled by 10 pins.  $\overline{CS}$ : Active low package select pin. This pin is shared with the SYNC function for the serial interface.  $\overline{WR}$ : Active low Write pin. The values on the address pins are latched on a rising edge of  $\overline{WR}$ . A4-A0: 5 Address pins (A4=MSB of address, A0=LSB).

These are used to address the relevant channel (out of a possible 32).


Offset\_Sel: Offset select pin. This has the same function as the Offset\_Sel bit in the serial interface. When it is activated, the offset voltage control channel is addressed.

The address on A4-A0 is ignored in this case. Cal: Same functionality as the Cal bit in the serial


cal. Same functionancy as the Cal Dif in the serial interface (calibration instruction). When this pin is active, all 32 channels acquire V<sub>IN</sub> simultaneously.



10-Bit Input Serial Write Word (SHA Mode)



Input Serial Interface (Readback Mode)




## MICROPROCESSOR INTERFACING

## AD5533 to ADSP-21xx Interface

The ADSP21xx family of DSPs are easily interfaced to the AD5533 without the need for extra logic.

A data transfer is initiated by writing a word to the TX register after the SPORT has been enabled. In a write sequence data is clocked out on each rising edge of the DSP's serial clock and clocked into the AD5533 on the falling edge of it's SCLK. In readback 16 bits of data are clocked out of the AD5533 on each rising edge of SCLK and clocked into the DSP on the rising edge of SCLK. DIN is ignored. The valid 14 bits of data will be centred in the 16-bit RX register when using this configuration. The SPORT control register should be set up as follows:

TFSW = RFSW = 1, Alternate Framing INVRFS = INVTFS = 1, Active Low Frame Signal DTYPE = 00, Right Justify Data ISCLK = 1, Internal Serial Clock TFSR = RFSR = 1, Frame Every Word IRFS = 0, External Framing Signal ITFS = 1, Internal Framing Signal SLEN = 1001, 10-Bit Data Words (SHA mode write) SLEN = 1111, 16-Bit Data Words (Readback mode) Figure 15 shows the connection diagram.




\*ADDITIONAL PINS OMITTED FOR CLARITY

Figure 15. AD5533 to ADSP-2101/03 Interface

## AD5533 to MC68HC11

The Serial Peripheral Interface (SPI) on the MC68HC11 is configured for Master Mode (MSTR = 1), Clock Polarity Bit (CPOL) = 0 and the Clock Phase Bit (CPHA) = 1. The SPI is configured by writing to the SPI Control Register (SPCR)-see 68HC11 user manual. SCK of the 68HC11 drives the SCLK of the AD5533, the MOSI output drives the serial data line (DIN) of the AD5533 and the MISO input is driven from DOUT. The SYNC signal is derived from a port line (PC7). When data is being transmitted to the AD5533, the SYNC line is taken low (PC7). Data appearing on the MOSI output is valid on the falling edge of SCK. Serial data from the 68HC11 is transmitted in 8-bit bytes with only eight falling clock edges occurring in the transmit cycle. Data is transmitted MSB first. In order to transmit 10 data bits in SHA mode it is important to left-justify the data in the SPDR register. PC7 must be pulled low to start a transfer. It is taken high and pulled low again before any further read/write cycles can take place. A connection diagram is shown in Figure 16.





\*ADDITIONAL PINS OMITTED FOR CLARITY

Figure 16. AD5532 to 68HC11 Interface

### AD5533 to PIC16C6x/7x


The PIC16C6x Synchronous Serial Port (SSP) is configured as an SPI Master with the Clock Polarity bit = 0. This is done by writing to the Synchronous Serial Port Control Register (SSPCON). See user PIC16/17 Microcontroller User Manual. In this example I/O port RA1 is being used to pulse SYNC and enable the serial port of the AD5533. This microcontroller transfers only eight bits of data during each serial transfer operation; therefore, two consecutive read/write operations are needed for a 10-bit write and a 14-bit readback. Figure 17 shows the connection diagram.





### AD5533 to 8051

The AD5533 requires a clock synchronized to the serial data. The 8051 serial interface must therefore be operated in Mode 0. In this mode serial data enters and exits through RXD and a shift clock is output on TXD. Figure 18 shows how the 8051 is connected to the AD5533. Because the AD5533 shifts data out on the rising edge of the shift clock and latches data in on the falling edge, the shift clock must be inverted. The AD5533 requires it's data with the MSB first. Since the 8051 outputs the LSB first, the transmit routine must take this into account.



\*Additional Pins omitted for clarity

Figure 18. AD5533 to 8052 Interface

## AD5533

## **Preliminary Technical Data**

## **APPLICATION CIRCUITS**

### AD5533 in a typical ATE system

The AD5533 infinite Sample-and-Hold is ideally suited for use in Automatic Test Equipment. Several SHAs are required to control pin drivers, comparators, active loads and signal timing. Traditionally Sample-and-Hold devices with droop were used in this application. These required resfreshing to prevent the voltage from drifting. The AD5533 has several advantages: no refreshing is required, there is no droop, pedestal error is eliminated and there in no need for extra filtering to remove glitches. Overall a higher level of integration is achieved in a smaller area. See below.





Figure 19. AD5533 in an ATE system

## **OUTLINE DIMENSIONS**

Dimensions shown in mm.



## 74-lead LFBGA