

# +2.5V to 5.5V, 500µA Quad Rail-to-Rail Voltage-Output DACs with Parallel Interface

## Preliminary Technical Data AD5334/AD5335/AD5336/AD5344\*

#### **FEATURES**

AD5334: Quad 8-Bit DAC in 24-Lead TSSOP AD5335: Quad 10-Bit DAC in 24-Lead TSSOP AD5336: Quad 10-Bit DAC in 28-Lead TSSOP AD5344: Quad 12-Bit DAC in 28-Lead TSSOP Micro-power Operation: 500µA @3V, 600µA @5V Power-Down to 80nA @3V, 200nA @5V +2.5V to +5.5V Power Supply Double-Buffered Input Logic Guaranteed Monotonic by Design Over All Codes 0-V<sub>REF</sub> or 0-2V<sub>REF</sub> Output Range Options Power-On Reset to Zero Volts Simultaneous Update of DAC Outputs via LDAC Asynchronous CLR facility Low Power Parallel Data Interface On-Chip Rail-to-Rail Output Buffer Amplifiers

#### **APPLICATIONS**

Portable Battery-Powered Instruments Digital Gain and Offset Adjustment Programmable Voltage and Current Sources Programmable Attenuators Industrial Process Control

#### **GENERAL DESCRIPTION**

The AD5334/AD5335/AD5336/AD5344 are quad 8-, 10- and 12-bit DACs. They operate from a +2.5V to +5.5V supply consuming just  $500\mu A$  at 3V and feature a power-down mode which further reduces the current to 80nA. These devices incorporate an on-chip output buffer which can drive the output to both supply rails.

The AD5334/AD5335/AD5336/AD5344 have a parallel interface.  $\overline{\text{CS}}$  selects the device and data is loaded into the input registers on the rising edge of  $\overline{\text{WR}}$ .


The GAIN pin on the AD5334 and AD5336 allows the output range to be set at 0V to  $V_{REF}$  or 0V to 2 x  $V_{REF}$ .

Input data to the DACs is double-buffered, allowing simultaneous update of multiple DACs in a system using the  $\overline{\text{LDAC}}$  pin.

An asynchonous  $\overline{\text{CLR}}$  input is also provided, which resets the contents of the Input Register and the DAC Register to all zeros. These devices also incorporate a power-on-reset circuit that ensures that the DAC output powers on to 0V and remains there until valid data is written to the device.

The AD5334/AD5335/AD5336/AD5344 are available in Thin Shrink Small Outline Packages (TSSOP).

#### AD5334 FUNCTIONAL BLOCK DIAGRAM



 $* Protected by U.S.\ Patent\ Number\ 5684481; other\ patents\ pending.$ 

REV. PrD 12/99

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781/329-4700 World Wide Web Site: http://www.analog.com Fax: 781/326-8703 Analog Devices, Inc., 1999

## 

Parameter <sup>1</sup>	]	B Version <sup>2</sup>	2	Units	Conditions/Comments
	Min	Тур	Max		
DC PERFORMANCE <sup>3</sup>		<b>J</b> I			
AD5334					
		8		D:4a	
Resolution			. 1	Bits LSB	
Relative Accuracy		±0.15	±1		Consisted Monatoria by design over all and a
Differential Nonlinearity		$\pm 0.02$	±0.25	LSB	Guaranteed Monotonic by design over all codes
AD5335/AD5336		1.0		D.	
Resolution		10	0	Bits	
Relative Accuracy		±0.5	±3	LSB	
Differential Nonlinearity		$\pm 0.05$	$\pm 0.5$	LSB	Guaranteed Monotonic by design over all codes
AD5344		4.0		D.,	
Resolution		12		Bits	
Relative Accuracy		±2	±12	LSB	
Differential Nonlinearity		±0.2	±1	LSB	Guaranteed Monotonic by design over all codes
Offset Error		$\pm 0.4$	±3	% of FSR	
Gain Error		$\pm 0.15$	±1	% of FSR	
Lower Deadband <sup>4</sup>		10	60	m V	Lower Deadband exists only if offset error is negative
Offset Error Drift <sup>5</sup>		-12		ppm of FSR/°C	
Gain Error Drift <sup>5</sup>		-5		ppm of FSR/°C	
DC Power Supply Rejection Ratio <sup>5</sup>		-60		dB	$\Delta V_{\rm DD} = \pm 10\%$
DC Crosstalk <sup>5</sup>		30		μV	$R_L = 2k\Omega$ to GND, $2k\Omega$ to $V_{DD}$ ; $C_L = 200pF$ to GND
DAC REFERENCE INPUT <sup>5</sup>					
V <sub>REF</sub> Input Range	0		$V_{\mathrm{DD}}$	V	
V <sub>REF</sub> Input Impedance		180	▼ DD	kΩ	Gain=1. Input Impedance=R <sub>DAC</sub> (AD5336/AD5344)
V REF Input Impedance		90		kΩ	Gain=2. Input Impedance=R <sub>DAC</sub> (AD5336)
		90		kΩ	Gain=1. Input Impedance=R <sub>DAC</sub> (AD5334/AD5335)
		45		kΩ	Gain=2. Input Impedance=R <sub>DAC</sub> (AD5334/AD5333)
Reference Feedthrough		-90		dB	Frequency=10kHz
Channel-to-Channel Isolation		TBD		dB	Frequency=10kHz
-		TDD		uВ	1 requerey = 10k112
OUTPUT CHARACTERISTICS <sup>5</sup>					
Minimum Output Voltage <sup>6</sup>		0.001		V min	Rail-to-rail operation.
Maximum Output Voltage <sup>6</sup>		$V_{\rm DD}$ -0.001		V max	
DC Output Impedance		0.5		Ω	
Short Circuit Current		50		m A	$V_{\rm DD} = +5V$
		20		m A	$V_{DD} = +3V$
Power-Up Time		2.5		μs	Coming out of Power-Down Mode. V <sub>DD</sub> = +5V
		5		μs	Coming out of Power-Down Mode. $V_{\rm DD}$ = +3V
LOGIC INPUTS <sup>5</sup>					
Input Current		±1		μА	
V <sub>IL</sub> , Input Low Voltage			0.8	v v	$V_{\rm DD} = +5V \pm 10\%$
· IL,			0.6	V	$V_{DD} = +3V \pm 10\%$
			0.5	V	$V_{DD} = +2.5V$
V <sub>IH</sub> , Input High Voltage	2.4			V	$V_{DD} = +5V \pm 10\%$
VIII, IIIput IIIgii Voitage	2.1			V	$V_{DD} = +3V \pm 10\%$
	2.0			V	$V_{DD} = +2.5V$
Pin Capacitance	2.0		3.5	pF	, And C
				•	
POWER REQUIREMENTS	2.5		5.5	V	
$ m V_{DD}$ $ m I_{DD}$ (Normal Mode)	۵.۵		5.5	v v	Note: I <sub>DD</sub> Specification is valid for All DAC Codes.
,		600	900		
$V_{\rm DD} = +4.5V \text{ to } +5.5V$		600 500	900 TRD	μA Λ	All DACs Active and Excluding Load Currents.
$V_{\rm DD}$ = +2.5V to +3.6V		500	TBD	μΑ	$V_{IH} = V_{DD}$ , $V_{IL} = GND$ .
I <sub>DD</sub> (Power-Down Mode)					Idd increases by 50 $\mu A$ at $V_{REF} > V_{DD}$ -100mV
$V_{DD} = +4.5V \text{ to } +5.5V$		0.2	1	μΑ	
$V_{\rm DD} = +2.5 \text{V to } +3.6 \text{V}$ $V_{\rm DD} = +2.5 \text{V to } +3.6 \text{V}$		0.08	1	μΑ   μΑ	
- DD - 18.0 γ to ±0.0 γ		0.00	•	μ	

#### NOTES

REV. PrD -2-

<sup>&</sup>lt;sup>1</sup>See Terminology (page 9)

Temperature range: B Version: -40°C to +105°C.

Linearity is tested using a reduced code range: AD5334 (code 8 to 255); AD5335/AD5336 (code 28 to 1023); AD5344 (code 115 to 4095)

This corresponds to x codes. x = Deadband voltage/LSB size

 $<sup>^5</sup>$ Guaranteed by Design and Characterization, not production tested.  $^6$ In order for the amplifier output to reach its minimum voltage, V<sub>REF</sub>=V<sub>DD</sub> and "Offset plus Gain" Error must be positive.

Specifications subject to change without notice.

## 

Parameter <sup>2</sup>	B Version <sup>3</sup>			Units	Conditions/Comments	
	Min	Тур	Max			
Output Voltage Settling Time					$V_{REF} = +2V$ . See Figure x	
AD5332		6	8	μs	1/4 Scale to 3/4 Scale change (40 H to C0 H)	
AD5333		7	9	μs	1/4 Scale to 3/4 Scale change (100 H to 300 H)	
AD5342		7	9	μs	1/4 Scale to 3/4 Scale change (100 H to 300 H)	
AD5343		8	10	μs	1/4 Scale to 3/4 Scale change (400 H to C00 H)	
Slew Rate		0.7		V/μs		
Major Code Transition Glitch Energy		12		nV-s	1 LSB change around major carry (01111 to	
					10000)	
Digital Feedthrough		0.10		nV-s		
Digital Crosstalk		TBD		nV-s		
Analog Crosstalk		0.01		nV-s		
DAC-to-DAC Crosstalk		0.01		nV-s		
Multiplying Bandwidth	200		kHz	V <sub>REF</sub> =2V±0.1Vpp. Unbuffered Mode		
Total Harmonic Distortion		-70		dB	$V_{REF}$ =2.5V±0.1Vpp. Frequency=10kHz.	

NOTES:

 ${}^{1}Guaranteed\ by\ design\ and\ characterization,\ not\ production\ tested.$ 

<sup>2</sup>See Terminology

<sup>3</sup>B Version: Industrial temperature range -40°C. to +105°C.

Specifications subject to change without notice

## TIMING CHARACTERISTICS $^{1}$ ( $V_{DD} = +2.5 \text{V to } +5.5 \text{V}$ , All specifications $T_{MIN}$ to $T_{MAX}$ unless otherwise noted).

Parameter <sup>2,3</sup>	Limit at T <sub>MIN</sub> , T <sub>MAX</sub> (B Version) <sup>4</sup>	Units	Conditions/Comments
	0	ns min	CS to WR Setup Time
$t_2$	0	ns min	CS to WR Hold Time
$t_3$	20	ns min	WR Pulse Width
$t_4$	5	ns min	Data, GAIN, HBEN Setup Time
$t_5$	4.5	ns min	Data, GAIN, HBEN Hold Time
$t_6$	5	ns min	Synchronous Mode. WR Falling to LDAC Falling
$t_7$	5	ns min	Synchronous Mode. LDAC Falling to WR Rising.
$t_8$	4.5	ns min	Synchronous Mode. WR Rising to LDAC Rising.
$t_9$	5	ns min	Asynchronous Mode. LDAC Rising to WR Rising
t <sub>10</sub>	4.5	ns min	Asynchronous Mode. WR Rising to LDAC Falling.
t <sub>11</sub>	20	ns min	LDAC Pulse Width
$t_{12}$	20	ns min	CLR Pulse Width
$t_{13}$	50	ns min	Time between $\overline{WR}$ cycles
$t_{14}$	20	ns min	A0, A1 Setup Time
$t_{15}$	0	ns min	A0, A1 Hold Time


 $^{1}Guaranteed\ by\ design\ and\ characterization,\ not\ production\ tested.$ 

<sup>2</sup>See Terminology

<sup>3</sup>See Figure 1

 $^4$ B Version: Industrial temperature range -40°C. to +105°C.

Specifications subject to change without notice



1. Synchronous LDAC Update Mode

#### ABSOLUTE MAXIMUM RATINGS\*

$(T_A = +25^{\circ}C \text{ unless otherwise noted})$
V <sub>DD</sub> to GND0.3 V to +7 V
Digital Input Voltage to GND0.3 V to $V_{DD}$ + 0.3 V
Digital Output Voltage to GND $-0.3 \text{ V}$ to $V_{DD} + 0.3 \text{ V}$
Reference Input Voltage to GND0.3 V to $V_{DD}$ + 0.3 V
$V_{OUT}$ to GND
Operating Temperature Range
Industrial (B Version)40°C to +105°C
Storage Temperature Range65°C to +150°C
Junction Temperature+150°C
TSSOP Package
Power Dissipation $(T_I \text{ max - } T_A) / \theta_{IA} \text{ mW}$
θ <sub>IA</sub> Thermal Impedance (24-Lead TSSOP) 128°C/W
θ <sub>JA</sub> Thermal Impedance (28-Lead TSSOP)97.9°C/W
θ <sub>JC</sub> Thermal Impedance (24-Lead TSSOP) 42°C/W
θ <sub>IC</sub> Thermal Impedance (28-Lead TSSOP) 14°C/W
Reflow Soldering
Peak Temperature 220 +5/-0 °C
Time at Peak Temperature 10 sec to 40 sec

#### **NOTES**

#### **ORDERING GUIDE**

Model	Temperature Range	Package Option*
AD5334BRU	-40°C to +105°C	RU-24
AD5335BRU	$-40^{\circ}$ C to $+105^{\circ}$ C	RU-24
AD5336BRU	$-40^{\circ}$ C to $+105^{\circ}$ C	RU-28
AD5344BRU	-40°C to $+105$ °C	RU-28

<sup>\*</sup>RU = TSSOP (Thin Shrink Small Outline Package)

NARY


#### **CAUTION** -

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD5334/AD5335/AD5336/AD5344 feature proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



-4- REV. PrD

<sup>\*</sup>Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.




AD5334 FUNCTIONAL BLOCK DIAGRAM


AD5334 PIN CONFIGURATION

#### **AD5334 PIN FUNCTION DESCRIPTION**

Pin No.	Mnemonic	Function						
1	V <sub>REF</sub> C/D	Unbuffered reference input for DACs C and D.						
2	V <sub>REF</sub> A/B	Unbuffered reference input for DACs A and B.						
3	V <sub>OUT</sub> A	Output of DAC A. Buffered output with rail-to-rail operation.						
4	$V_{OUT}B$	Output of DAC B. Buffered output with rail-to-rail operation.						
5	V <sub>OUT</sub> C	Output of DAC C. Buffered output with rail-to-rail operation.						
6	$V_{OUT}D$	Output of DAC D. Buffered output with rail-to-rail operation.						
7	GND	Ground reference point for all circuitry on the part.						
8	$\overline{C}\overline{S}$	Active low Chip Select input. This is used in conjunction with $\overline{WR}$ to write data to the parallel interface.						
9	$\overline{W}\overline{R}$	Active low Write input. This is used in conjunction with $\overline{\text{CS}}$ to write data to the parallel interface.						
10	A0	LSB Address pin for selecting which DAC is to be written to.						
11	A1	MSB Address pin for selecting which DAC is to be written to.						
10	<u>TDAC</u>	Asynchronous active-low control input which updates the DAC registers with the contents of the input registers. This allows all DAC outputs to be simultaneously updated.						
13	$\overline{P}\overline{D}$	Power-Down pin. This active low control pin puts all DACs into power-down mode.						
14	$V_{\mathrm{DD}}$	Power Supply pin. This part operated from +2.5V to +5.5V.						
15-22	DB <sub>0</sub> -DB <sub>7</sub>	8 Parallel Data Inputs. DB <sub>7</sub> is the MSB of these 8 bits.						
23	GAIN	Gain control pin. This controls whether the output range from the DAC is $0\text{-}V_{REF}$ or $0\text{-}2V_{REF}$						
24	CLR	Asynchronous active-low control input which clears all input registers and DAC registers to zeroes.						

REV. PrD \_5\_





#### AD5335 FUNCTIONAL BLOCK DIAGRAM


#### **AD5335 PIN CONFIGURATION**

#### **AD5335 PIN FUNCTION DESCRIPTION**

Pin No.	Mnemonic	Function
1	V <sub>REF</sub> C/D	Unbuffered reference input for DACs C and D.
2	V <sub>REF</sub> A/B	Unbuffered reference input for DACs A and B.
3	V <sub>OUT</sub> A	Output of DAC A. Buffered output with rail-to-rail operation.
4	V <sub>OUT</sub> B	Output of DAC B. Buffered output with rail-to-rail operation.
5	V <sub>OUT</sub> C	Output of DAC C. Buffered output with rail-to-rail operation.
6	V <sub>OUT</sub> D	Output of DAC D. Buffered output with rail-to-rail operation.
7	GND	Ground reference point for all circuitry on the part.
8	CS	Active low Chip Select input. This is used in conjunction with $\overline{WR}$ to write data to the parallel interface.
9	$\overline{W}\overline{R}$	Active low Write input. This is used in conjunction with $\overline{\text{CS}}$ to write data to the parallel interface.
10	A0	LSB Address pin for selecting which DAC is to be written to.
11	A1	MSB Address pin for selecting which DAC is to be written to.
12	<u> </u>	Asynchronous active-low control input which updates the DAC registers with the contents of the input registers. This allows all DAC outputs to be simultaneously updated.
13	₽D	Power-Down pin. This active low control pin puts all DACs into power-down mode.
14	$V_{ m DD}$	Power Supply pin. This part operated from +2.5V to +5.5V.
15-22	DB <sub>0</sub> -DB <sub>7</sub>	8 Parallel Data Inputs. DB <sub>7</sub> is the MSB of these 8 bits.
23	HBEN	This pin is used when writing to the device to determine if data is written to the high byte register or the low byte register.
24	CLR	Asynchronous active-low control input which clears all input registers and DAC registers to zeroes.

-6-

REV. PrD




#### AD5336 FUNCTIONAL BLOCK DIAGRAM


#### **AD5336 PIN CONFIGURATION**

#### AD5336 PIN FUNCTION DESCRIPTION

		AD5336 FUNCTIONAL BLOCK DIAGRAM AD5336 PIN CONFIGURATION
AD5336	PIN FIINC	TION DESCRIPTION
Pin No.	Mnemonic	Function
1	V <sub>REF</sub> D	Unbuffered reference input for DAC D.
2	V <sub>REF</sub> C	Unbuffered reference input for DAC C.
3	V <sub>REF</sub> B	Unbuffered reference input for DAC B.
4	V <sub>REF</sub> A	Unbuffered reference input for DAC A.
5	V <sub>OUT</sub> A	Output of DAC A. Buffered output with rail-to-rail operation.
6	V <sub>OUT</sub> B	Output of DAC B. Buffered output with rail-to-rail operation.
7	V <sub>OUT</sub> C	Output of DAC C. Buffered output with rail-to-rail operation.
8	V <sub>OUT</sub> D	Output of DAC D. Buffered output with rail-to-rail operation.
9	GND	Ground reference point for all circuitry on the part.
10	$\overline{C}\overline{S}$	Active low Chip Select input. This is used in conjunction with $\overline{WR}$ to write data to the parallel interface.
11	$\overline{W}\overline{R}$	Active low Write input. This is used in conjunction with $\overline{\text{CS}}$ to write data to the parallel interface.
12	A0	LSB Address pin for selecting which DAC is to be written to.
13	A1	MSB Address pin for selecting which DAC is to be written to.
14	<u>LDAC</u>	Asynchronous active-low control input which updates the DAC registers with the contents of the input registers. This allows all DAC outputs to be simultaneously updated.
15	$\overline{P}\overline{D}$	Power-Down pin. This active low control pin puts all DACs into power-down mode.
16	$V_{\mathrm{DD}}$	Power Supply pin. This part operated from +2.5V to +5.5V.
17-26	DB <sub>0</sub> -DB <sub>9</sub>	10 Parallel Data Inputs. DB <sub>9</sub> is the MSB of these 10 bits.
27	GAIN	Gain control pin. This controls whether the output range from the DAC is $0\text{-}V_{REF}$ or $0\text{-}2V_{REF}$
28	$\overline{C}\overline{L}\overline{R}$	Asynchronous active-low control input which clears all input registers and DAC registers to zeroes.

REV. PrD -7-





AD5344 FUNCTIONAL BLOCK DIAGRAM MICAI

**AD5344 PIN CONFIGURATION** 

#### **AD5344 PIN FUNCTION DESCRIPTION**

Pin No.	Mnemonic	Function
1	V <sub>REF</sub> D	Unbuffered reference input for DAC D.
2	V <sub>REF</sub> C	Unbuffered reference input for DAC C.
3	V <sub>REF</sub> B	Unbuffered reference input for DAC B.
4	V <sub>REF</sub> A	Unbuffered reference input for DAC A.
5	V <sub>OUT</sub> A	Output of DAC A. Buffered output with rail-to-rail operation.
6	V <sub>OUT</sub> B	Output of DAC B. Buffered output with rail-to-rail operation.
7	V <sub>OUT</sub> C	Output of DAC C. Buffered output with rail-to-rail operation.
8	V <sub>OUT</sub> D	Output of DAC D. Buffered output with rail-to-rail operation.
9	GND	Ground reference point for all circuitry on the part.
10	$\overline{C}\overline{S}$	Active low Chip Select input. This is used in conjunction with $\overline{WR}$ to write data to the parallel interface.
11	$\overline{W}\overline{R}$	Active low Write input. This is used in conjunction with $\overline{\text{CS}}$ to write data to the parallel interface.
12	A0	LSB Address pin for selecting which DAC is to be written to.
13	A1	MSB Address pin for selecting which DAC is to be written to.
14	<u>LDAC</u>	Asynchronous active-low control input which updates the DAC registers with the contents of the input registers. This allows all DAC outputs to be simultaneously updated.
15	$\overline{P}\overline{D}$	Power-Down pin. This active low control pin puts all DACs into power-down mode.
16	$V_{\mathrm{DD}}$	Power Supply pin. This part operated from +2.5V to +5.5V.
17-28	$DB_0$ - $DB_{11}$	12 Parallel Data Inputs. DB <sub>9</sub> is the MSB of these 12 bits.

REV. PrD -8-

#### **TERMINOLOGY**

#### RELATIVE ACCURACY

For the DAC, Relative Accuracy or Integral Nonlinearity (INL) is a measure of the maximum deviation, in LSBs, from a straight line passing through the actual endpoints of the DAC transfer function. A typical INL vs. Code plot can be seen in Figure X.

#### **DIFFERENTIAL NONLINEARITY**

Differential Nonlinearity (DNL) is the difference between the measured change and the ideal 1LSB change between any two adjacent codes. A specified differential nonlinearity of  $\pm 1 \text{LSB}$  maximum ensures monotonicity. This DAC is guaranteed monotonic by design. A typical DNL vs. Code plot can be seen in Figure X.

#### OFFSET ERROR

This is a measure of the offset error of the DAC and the output amplifier. It is expressed as a percentage of the full-scale range.

If the offset voltage is positive the output voltage will still be positive at zero input code. This is shown in Figure 3. Because the DACs operate from a single supply, a negative offset cannot appear at the output of the buffer amplifier. Instead, there will be a code close to zero at which the amplifier output saturates (amplifier footroom). Below this code there will be a deadband over which the output voltage will not change. This is illustrated in Figure 4.

#### **GAIN ERROR**

This is a measure of the span error of the DAC (including any error in the gain of the buffer amplifier). It is the deviation in slope of the actual DAC transfer characteristic from the ideal expressed as a percentage of the full-scale range. This is illustrated in Figure 2.




Figure 2. Gain Error




Figure 3. Positive Offset Error And Gain Error




Figure 4. Negative Offset Error And Gain Error

REV. PrD \_\_9\_

#### OFFSET ERROR DRIFT

This is a measure of the change in Offset Error with changes in temperature. It is expressed in (ppm of Full-Scale Range)/°C.

#### GAIN ERROR DRIFT

This is a measure of the change in Gain Error with changes in temperature. It is expressed in (ppm of full-scale range)/  $^{\circ}C$ .

#### DC POWER-SUPPLY REJECTION RATIO (PSRR)

This indicates how the output of the DAC is affected by changes in the supply voltage. PSRR is the ratio of the change in  $V_{OUT}$  to a change in  $V_{DD}$  for full-scale output of the DAC. It is measured in dBs.  $V_{REF}$  is held at +2V and  $V_{DD}$  is varied  $\pm$  10 %.

#### DC CROSSTALK

This is the DC change in the output level of one DAC at mid-scale in response to a full-scale code change (all 0s to all 1s and vice versa) and output change of the other DAC. It is expressed in  $\mu V$ .

#### REFERENCE FEEDTHROUGH

This is the ratio of the amplitude of the signal at the DAC output to the reference input when the DAC output is not being updated (i.e.  $\overline{\text{LDAC}}$  is high). It is expressed in dBs.

#### CHANNEL-TO-CHANNEL ISOLATION

This is a ratio of the amplitude of the signal at the output of one DAC to a sine wave on the reference input of another DAC. It is expressed in dBs.

#### MAJOR-CODE TRANSITION GLITCH ENERGY

Major-Code Transition Glitch Energy is the energy of the impulse injected into the analog output when the DAC changes state. It is normally specified as the area of the glitch in nV-secs and is measured when the digital code is changed by 1LSB at the major carry transition (011...11 to 100...00 or 100...00 to 011...11).

#### DIGITAL FEEDTHROUGH

Digital Feedthrough is a measure of the impulse injected into the analog output of the DAC from the digital input pins of the device but is measured when the DAC is not being written to  $\overline{(CS)}$  held high). It is specified in nV-secs and is measured with a full-scale change on the digital input pins, i.e. from all 0s to all 1s and vice versa.

#### **DIGITAL CROSSTALK**

This is the glitch impulse transferred to the output of one DAC at mid-scale in response to a full-scale code change (all 0s to all 1s and vice versa) in the input register of the other DAC. It is expressed in nV-secs.

#### ANALOG CROSSTALK

This is the glitch impulse transferred to the output of one DAC due to a change in the output of the other DAC. It is measured by loading one of the input registers with a full-scale code change (all 0s to all 1s and vice versa) while keeping  $\overline{\text{LDAC}}$  high. Then pulse  $\overline{\text{LDAC}}$  low and monitor the output of the DAC whose digital code was not changed. The area of the glitch is expressed in nV-secs.

#### DAC-TO-DAC CROSSTALK

This is the glitch impulse transferred to the output of one DAC due to a digital code change and subsequent output change of another DAC. This includes both digital and analog crosstalk. It is measured by loading one of the DACs with a full-scale code change (all 0s to all 1s and vice versa) with the  $\overline{\text{LDAC}}$  pin set low and monitoring the output of another DAC. The energy of the glitch is expressed in nV-secs.

#### MULTIPLYING BANDWIDTH

The amplifiers within the DAC have a finite bandwidth. The Multiplying Bandwidth is a measure of this. A sine wave on the reference (with full-scale code loaded to the DAC) appears on the output. The Multiplying Bandwidth is the frequency at which the output amplitude falls to 3dB below the input.

#### TOTAL HARMONIC DISTORTION

This is the difference between an ideal sine wave and its attenuated version using the DAC. The sine wave is used as the reference for the DAC and the THD is a measure of the harmonics present on the DAC output.It is measured in dBs.

-10- REV. PrD

#### **FUNCTIONAL DESCRIPTION**

The AD5334/AD5335/AD5336/AD5344 are quad resistor string DACs fabricated on a CMOS process with resolutions of 8, 10, 10 and 12 bits, respectively. They are written to using a parallel interface. They operate from single supplies of +2.5 V to +5.5 V and the output buffer amplifiers offer rail to rail output swing. The gain of the buffer amplifiers in the AD5334 and AD5336 can be set to 1 or 2 to give an output voltage range of 0 to  $V_{\rm REF}$  or 0 to  $2 V_{\rm REF}$ . The AD5335 and AD5344 have output buffers with unity gain.

The devices have a power-down feature that reduces current consumption to only 80nA @3V.

#### Digital-to-Analog Section

The architecture of one DAC channel consists of a reference buffer and a resistor-string DAC followed by an output buffer amplifier. The voltage at the  $V_{REF}$  pin provides the reference voltage for the DAC. Figure x shows a block diagram of the DAC architecture. Since the input coding to the DAC is straight binary, the ideal output voltage is given by:

$$V_{OUT} \ = \ V_{REF} \ \times \ \frac{D}{2^N} \ \times \ Gain$$

where:

D = decimal equivalent of the binary code which is loaded to the DAC register:

0-255 for AD5334 (8-bits)

0-1023 for AD5335/AD5336 (10-bits)

0-4095 for AD5344 (12-bits)

N = DAC resolution

Gain = Output Amplifier Gain (1 or 2)




Figure 5. Single DAC Channel Architecture

#### **Resistor String**

The resistor string section is shown in Figure 6. It is simply a string of resistors, each of value R. The digital code loaded to the DAC register determines at what node on the string the voltage is tapped off to be fed into the output amplifier. The voltage is tapped off by closing one of the switches connecting the string to the amplifier. Because it is a string of resistors, it is guaranteed monotonic.




Figure 6. Resistor String

#### **DAC Reference Input**

The DACs operate with an external reference. The reference inputs are unbuffered and have an input range of 0 to  $V_{DD}$ . The impedance per DAC is typically  $180k\Omega$  for 0-  $V_{REF}$  mode and  $90k\Omega$  for 0-2  $V_{REF}$  mode. The AD5336 and AD5344 have separate reference inputs for each DAC, whilst the AD5334 and AD5335 have a reference inputs for each pair of DACS (A/B and C/D).

#### **Output Amplifier**

The output buffer amplifier is capable of generating output voltages to within 1 mV of either rail. It's actual range depends on  $V_{\rm REF}$ , GAIN and offset error.

If a gain of 1 is selected (GAIN=0) the output range is 0.001 V to  $V_{\rm RFF}$ .

If a gain of 2 is selected (GAIN=1) the output range is 0.001 V to  $2V_{\rm REF}$ . However because of clamping the maximum output is limited to  $V_{\rm DD}$  - 0.001V.

The output amplifier is capable of driving a load of  $2k\Omega$  to GND and  $V_{DD}$ , in parallel with 500pF to an AC GND. The source and sink capabilities of the output amplifier can be seen in Figure x.

The slew rate is  $0.7V/\mu s$  with a half-scale settling time to  $\pm 0.5$  LSB (at 8 bits) of  $6\mu s$  with the output unloaded. See Figure x.

REV. PrD \_\_11\_

#### PARALLEL INTERFACE

The AD5334, AD5336 and AD5344 load their data as a single 8-, 10- or 12-bit word, while the AD5335 loads data as a low byte of 8 bits and a high byte containing 2

#### **Double-Buffered Interface**

when  $\overline{LDAC}$  occurs.

The AD5334/AD5335/AD5336/AD5344 DACs all have double-buffered interfaces consisting of an input register and a DAC register. DAC data and GAIN inputs (when available) are written to the input register under control of the Chip Select (CS) and Write (WR). LDAC is the signal which transfers data to the DAC register. This feature allows data to be written sequentially to all DACs and peripherals without changing their outputs. Outputs of all DACs and peripherals may then be updated simultaneously using a common LDAC line. The gain control signal is also double buffered and is only updated

Double-buffering is also useful where the DAC data is loaded in two bytes, as in the AD5335, because it allows the whole data word to be assembled in parallel before updating the DAC register. This prevents spurious outputs that could occur if the DAC register was updated with only the high byte or the low byte.

#### Clear Input $(\overline{CLR})$

CLR is an active-low, asynchronous clear that resets the input and DAC registers. Note that the AD5344 has no CLR function.

#### Chip Select Input $(\overline{CS})$

CS is an active-low input that selects the device.

#### Write Input $(\overline{WR})$

WR is an active-low input that controls writing of data to the device. Data is latched into the input register on the rising edge of  $\overline{WR}$ .

#### AD5334/AD5336/AD5344 TRUTH TABLE

AD5334/AD	)5336/AD53	344 TR	UTH TABLE	:		MARY
$\overline{C}\overline{L}\overline{R}$	$\overline{L}\overline{D}\overline{A}\overline{C}$	$\overline{C} \overline{S}$	$\overline{W} \overline{R}$	A1	A0	FUNCTION
1	1	1	X	X	X	No data transfer
1	1	X	1	X	X	No data transfer
0	X	X	X	X	X	Clear all registers
1	1	0	1→0	0	0	Load DAC A Input Register, GAIN A (AD5334/AD5336)
1	1	0	1→0	0	1	Load DAC B Input Register, GAIN B (AD5334/AD5336)
1	1	0	1→0	1	0	Load DAC C Input Register, GAIN C (AD5334/AD5336)
1	1	0	1→0	1	1	Load DAC D Input Register, GAIN D (AD5334/AD5336)
1	0	X	X	X	X	Update DAC Registers

X = don't care

#### **AD5335 TRUTH TABLE**

$\overline{C}\overline{L}\overline{R}$	$\overline{L}\overline{D}\overline{A}\overline{C}$	$\overline{C} \overline{S}$	$\overline{W} \ \overline{R}$	<b>A1</b>	<b>A0</b>	HBEN	FUNCTION
1	1	1	X	X	X	X	No data transfer
1	1	X	1	X	X	X	No data transfer
0	X	X	X	X	X	X	Clear all registers
1	1	0	1→0	0	0	0	Load DAC A Low Byte Register
1	1	0	1→0	0	0	1	Load DAC A High Byte Register
1	1	0	1→0	0	1	0	Load DAC B Low Byte Register
1	1	0	1→0	0	1	1	Load DAC B High Byte Register
1	1	0	1→0	1	0	0	Load DAC C Low Byte Register
1	1	0	1→0	1	0	1	Load DAC C High Byte Register
1	1	0	1→0	1	1	0	Load DAC D Low Byte Register
1	1	0	1→0	1	1	1	Load DAC D High Byte Register
1	0	X	X	X	X	X	Update DAC Registers

X = don't care

REV. PrD -12-

#### Load DAC Input (LDAC)

LDAC transfers data from the input register to the DAC register (and hence updates the outputs). Use of the LDAC function enables double buffering of the DAC and GAIN data.

There are two **LDAC** modes:

Synchronous mode: In this mode the DAC register is updated after new data is read in on the rising edge of the  $\overline{WR}$  input.

<u>Asynchronous mode</u>: In this mode the outputs are not updated at the same time that the input register is written to. When  $\overline{\text{LDAC}}$  goes low the DAC register is updated with the contents of the input register.

#### **High-Byte Enable Input (HBEN)**

High-Byte Enable is a control input on the AD5335 only that determines if data is written to the high-byte input register or the low-byte input register.

The low data byte of the AD5335 consists of data bits 0 to 7 at data inputs  $DB_0$  to  $DB_7$ , whilst the high byte consists of data bits 8 and 9 at data inputs  $DB_0$  and  $DB_1$ .  $DB_2$  to  $DB_7$  are ignored during a high byte write.




Figure 7. Data Format For AD5335

#### **POWER-ON RESET**

The AD5334/AD5335/AD5336/AD5344 are provided with a power-on reset function, so that they power up in a defined state. The power-on state is:

- Normal operation
- 0 V<sub>REF</sub> output range
- Output voltage set to 0V

Both input and DAC registers are filled with zeros and remain so until a valid write sequence is made to the device. This is particularly useful in applications where it is important to know the state of the DAC outputs while the device is powering-up.

#### **POWER-DOWN MODE**

The device can be put into a power-down mode by taking  $\overline{PD}$  low. In this mode the DAC and output amplifier are powered down. The output of the buffer amplifier is disconnected which allows the output voltage to be tied to a defined voltage using an external resistor, if required. Note that the input register can be written to in power-down mode and holds it's value when  $\overline{PD}$  is taken high. The current consumption in power-down mode is typically only 80nA @3V  $V_{DD}$  and 200nA @5V  $V_{DD}$ .

#### SUGGESTED DATABUS FORMATS

In many applications the GAIN input of the AD5334 and AD5336 may be hard-wired. However if more flexibility is required it can be included in a data bus. This enables the user to software program GAIN giving the option of doubling the resolution in the lower half of the DAC range. In a bussed system GAIN may be treated as data inputs since it is written to the device during a write operation and takes effect when  $\overline{\text{LDAC}}$  is taken low. This means that the output amplifier gain of multiple DAC devices can be controlled using a common GAIN line.

The AD5336 databus must be at least 10 bits wide and is best suited to a 16-bit databus system.

Examples of data formats for putting GAIN on a 16-bit databus are shown in Figure x. Note that any unused bits above the actual DAC data may be used for GAIN.




Figure 8. AD5336 Data Format for Byte Load with GAIN Data on 8-Bit Bus

REV. PrD -13-

#### APPLICATIONS INFORMATION

#### Power Supply Bypassing and Grounding

In any circuit where accuracy is important, careful consideration of the power supply and ground return layout helps to ensure the rated performance. The printed circuit board on which the AD5334/AD5335/AD5336/AD5344 is mounted should be designed so that the analog and digital sections are separated, and confined to certain areas of the board. If the device is in a system where multiple devices require an AGND to DGND connection, the connection should be made at one point only. The star ground point should be established as closely as possible to the DUT. The AD5334/AD5335/AD5336/AD5344 should have ample supply bypassing of 10 µF in parallel with 0.1 µF on the supply located as closely to the package as possible, ideally right up against the device. The 10 μF capacitors are the tantalum bead type. The 0.1 μF capacitor should have low Effective Series Resistance (ESR) and Effective Series Inductance (ESI), like the common ceramic types that provide a low impedance path to ground at high frequencies to handle transient currents due to internal logic switching.

The power supply lines of the device should use as large a trace as possible to provide low impedance paths and reduce the effects of glitches on the power supply line. Fast switching signals such as clocks should be shielded with digital ground to avoid radiating noise to other parts of the board, and should never be run near the reference inputs. Avoid crossover of digital and analog signals. Traces on opposite sides of the board should run at right angles to each other. This reduces the effects of feedthrough through the board. A microstrip technique is by far the best, but not always possible with a double-sided board. In this technique, the component side of the board is dedicated to ground plane while signal traces are placed on the solder side.

#### **Typical Application Circuits**

The AD5334/AD5335/AD5336/AD5344 can be used with a wide range of reference voltages and offer full, one-quadrant multiplying capability over a reference range of zero to  $V_{\rm DD}$ . More typically, these devices may be used with a fixed, precision reference voltage. Figure x shows a typical setup for the devices when using an external reference connected to the reference inputs. Suitable references for 5 V operation are the AD780 and REF192. For 2.5 V operation, a suitable external reference would be the AD589, a 1.23 V bandgap reference.





Figure 11. AD5334/AD5335/AD5336/AD5344 Using External Reference

If an output range of zero to  $V_{\rm DD}$  (for example zero to +5V) then the simplest solution is to connect the reference inputs to  $V_{\rm DD}$ . As this supply may not be very accurate and may be noisy, then the devices may be powered from the reference voltage, for example using a 5V reference such as the ADM663 or ADM666, as shown in figure 8.



\*ONLY ONE CHANNEL OF  $\mathbf{V}_{\mathsf{REF}}$  and  $\mathbf{V}_{\mathsf{OUT}}$  shown

Figure 12 Using an ADM663/6 as Power and Reference to AD5334/AD5335/AD5336/AD5344

## Bipolar Operation Using the AD5334/AD5335/AD5336/AD5344

The AD5334/AD5335/AD5336/AD5344 have been designed for single supply operation, but bipolar operation is achievable using the circuit shown in Figure x. The circuit shown has been configured to achieve an output voltage range of –5 V < V $_{\rm O}$  < +5 V. Rail-to-rail operation at the amplifier output is achievable using an AD820 or OP295 as the output amplifier.

The output voltage for any input code can be calculated as follows:

 $V_O = [(1+R4/R3)\times(R2/(R1+R2)\times(2\times V_{REF}\times D/2^N)] - R4\times V_{REF}/R3$  where:

-14- REV. PrD

D is the decimal equivalent of the code loaded to the DAC, N is DAC resolution and  $V_{\text{REF}}$  is the reference voltage input.


#### With:

 $V_{REF} = 2.5 \text{ V}$ 

 $R1 = R3 = 10 \text{ k}\Omega$ 

R2 = R4 = 20  $k\Omega$  and  $V_{DD}$  = 5 V.

 $V_{OUT} = (10 \times D/2^{N}) - 5$ 



\*ONLY ONE CHANNEL OF V<sub>REF</sub> AND V<sub>OUT</sub> SHOWN

Figure 13. Bipolar Operation using the AD5334/AD5335/ AD5336/AD5344

#### Decoding Multiple AD5334/AD5335/AD5336/AD5344

The  $\overline{CS}$  pin on these devices can be used in applications to decode a number of DACs. In this application, all DACs in the system receive the same data and  $\overline{WR}$  pulses, but only the  $\overline{CS}$  to one of the DACs will be active at any one time, so data will only be written to the DAC whose  $\overline{CS}$  is low. If multiple AD5343's are being used then a common HBEN line will also be required to determine if the data is written to the high byte- or low byte register of the selected DAC.

The 74HC139 is used as a 2- to 4-line decoder to address any of the DACs in the system. To prevent timing errors from occurring, the enable input should be brought to its inactive state while the coded address inputs are changing state. Figure 10 shows a diagram of a typical setup for decoding multiple devices in a system. Once data has been written sequentially to all DACs in a system, all the DACs can be updated simultaneously using a common  $\overline{\text{LDAC}}$  line. A common  $\overline{\text{CLR}}$  line can also be used to reset all DAC outputs to zero.




Figure 14. Decoding Multiple DAC devices

## AD5332/33/42/43 as a Digitally Programmable Window Detector

A digitally programmable upper/lower limit detector using two of the DACs in the AD5334/AD5335/AD5336/AD5344 is shown in Figure 10.

Any pair of DACs in the device may be used, but for simplicity the description will refer to DACs A and B.

Care must be taken to connect the correct reference inputs to the reference source. The AD5334 and AD5335 have only two reference inputs,  $V_{\rm REF} A/B$  for DACs A and B and  $V_{\rm REF} C/D$  for DACs C and D. If DACs A and B are used (for example) then only  $V_{\rm REF} A/B$  is needed. DACs C and D and  $V_{\rm REF} C/D$  may be used for some other purpose. The AD5336 and AD5344 have separate reference inputs for each DAC.

The upper and lower limits for the test are loaded to DACs A and B which, in turn, set the limits on the CMP04. If a signal at the  $V_{\rm IN}$  input is not within the programmed window, a LED will indicate the fail condition.

REV. PrD -15-




Figure 15. Programmable Window Detector

#### **Programmable Current Source**

Figure x shows the AD5334/AD5335/AD5336/AD5344 used as the control element of a programmable current source. In this example, the full-scale current is set to 1mA. The output voltage from the DAC is applied across the current setting resistor of  $4.7k\Omega$  in series with the  $470\Omega$  adjustment potentiometer, which gives an adjustment of about  $\pm 5\%$ . Suitable transistors to place in the feedback loop of the amplifier include the BC107 and the 2N3904, which enable the current source to operate from a min  $V_{SOURCE}$  of 6 V. The operating range is determined by the operating characteristics of the transistor. Suitable amplifiers include the AD820 and the OP295, both having rail-to-rail operation on their outputs. The current for any digital input code and resistor value can be calculated as follows:

$$I = G \times V_{REF} \times \frac{D}{(2^{N} \times R)} \quad mA$$

Where:

G is the gain of the buffer amplifier (1 or 2)

D is the digital input code

N is the DAC resolution (8- 10- or 12-bits)

R is the sum of the resistor plus adjustment pot. in  $k\Omega$ 




Figure 16. Programmable Current Source

#### Coarse and Fine Adjustment Using the AD5303/13/23

Two of the DACs in the AD5334/AD5335/AD5336/AD5344 can be paired together to form a coarse and fine adjustment function, as shown in figure 17. As with the window comparator previously described, the description will refer to DACs A and B and the reference connections will depend on the actual device used.

DAC A is used to provide the coarse adjustment while DAC B provides the fine adjustment. Varying the ratio of R1 and R2 will change the relative effect of the coarse and fine adjustments. With the resistor values shown the output amplifier has unity gain for the DAC A output, so the output range is zero to ( $V_{REF}$  - 1 LSB). For DAC B the amplifier has a gain of  $7.6 \times 10^{-3}$ , giving DAC B a range equal to 2 LSBs of DAC A.

The circuit is shown with a 2.5 V reference, but reference voltages up to  $V_{\rm DD}$  may be used if the reference inputs are configured as unbuffered. The op-amps indicated will allow a rail-to-rail output swing.




Figure 17. Coarse and Fine Adjustment


REV. PrD

-16-


#### **OUTLINE DIMENSIONS**

Dimensions shown in inches and (mm).

#### 20-Pin TSSO Package (RU-20)



### 24-Pin TSSO Package (RU-24)



REV. PrD -17-