

+2.5 V to +5.5 V, 500µA,Quad Voltage Output 8-/10-/12-Bit DACs in 16-Lead TSSOP

Preliminary Technical Data

AD5307/AD5317/AD5327*

FEATURES

AD5307: Four Buffered 8-Bit DACs in 16-Lead TSSOP AD5317: Four Buffered 10-Bit DACs in 16-Lead TSSOP AD5327: Four Buffered 12-Bit DACs in 16-Lead TSSOP Low Power Operation: 500µA @ 3V, 600µA @ 5V +2.5V to +5.5V Power Supply **Guaranteed Monotonic By Design Over All Codes** Power Down to 80nA@3V, 200nA@5V **Double-Buffered Input Logic Buffered/Unbuffered Reference Input Options** Output Range: 0-V_{REF} or 0-2V_{REF} Power-On-Reset to Zero Volts Simultaneous Update of DAC Outputs (LDAC pin) Asynchronous Clear Facility (CLR pin) Low Power, SPI™, QSPI™, MICROWIRE™ and DSPcompatible 3-Wire Serial Interface SDO Daisy-Chaining Option On-Chip Rail-to-Rail Output Buffer Amplifiers Temperature range -40°C to 105°C. **APPLICATIONS**

Portable Battery-Powered Instruments
Digital Gain and Offset Adjustment
Programmable Voltage and Current Sources
Programmable Attenuators
Industrial Process Control


GENERAL DESCRIPTION

The AD5307/AD5317/AD5327 are quad 8-, 10- and 12-bit buffered voltage-output DACs which operate from a single +2.5V to +5.5V supply consuming 500 μ A at 3V. Their on-chip output amplifiers allow the outputs to swing rail-to-rail with a slew rate of 0.7V/ μ s. The AD5307/AD5317/AD5327 utilize a versatile 3-wire serial interface which operates at clock rates up to 30MHz and is compatible with standard SPITM, QSPITM, MICROWIRETM and DSP interface standards.

The references for the four DACs are derived from two reference pins (one per DAC pair). These reference inputs can be configured as buffered or unbuffered inputs. The parts incorporate a power-on-reset circuit that ensures that the DAC outputs power up to 0V and remain there until a valid write takes place to the device. There is also an asynchronous active-low $\overline{\text{CLR}}$ pin which clears all DACs to 0V. The outputs of all DACs may be updated simultaneously using the asynchronous $\overline{\text{LDAC}}$ input. The parts contain a power-down feature which reduces the current consumption of the devices to 200nA at 5V (80nA at 3V). The parts may also be used in daisy-chaining applications using the SDO pin.

All three parts are offered in the same pinout which allows users to select the amount of resolution appropriate for their application without re-designing their circuit-board.

FUNCTIONAL BLOCK DIAGRAM



*Protected by U.S. Patent No. 5,969,657; other patents pending $\mathbf{SPI^{TM}}$, $\mathbf{QSPI^{TM}}$ are Trademarks of Motorola, Inc. $\mathbf{MICROWIRE^{TM}}$ is a Trademark of National Semiconductor Corporation.

REV. PrE 02/00

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781/329-4700 World Wide Web Site: http://www.analog.com Fax: 781/326-8703 Analog Devices, Inc., 2000

$$\label{eq:control_loss} \begin{split} & \textbf{AD5307/AD5317/AD5327-SPECIFICATIONS} \\ & (\textbf{V}_{DD} = +2.5 \textbf{V} \text{ to } +5.5 \textbf{ V}; \textbf{ V}_{REF} = +2 \textbf{V}; \textbf{ R}_{L} = 2 k \Omega \text{ to GND}; \textbf{ C}_{L} = 200 p \text{Fto GND}; \textbf{ All specifications T}_{MIN} \text{ to T}_{MAX} \text{ unless otherwise noted.}) \end{split}$$

Parameter ¹	B Version ² Min Typ Ma		Max	Units	Conditions/Comments		
D G DEDECTION (1) (D) (1)		J1					
DC PERFORMANCE ^{3,4}							
AD5307		0		D:4			
Resolution		8	. 1	Bits			
Relative Accuracy		$\pm 0.15 \\ \pm 0.02$	$\pm 1 \\ \pm 0.25$	LSB LSB	Cuarantand Manatania by design over all andes		
Differential Nonlinearity AD5317		±0.02	±0.23	LSB	Guaranteed Monotonic by design over all codes		
Resolution		10		Bits			
Relative Accuracy		±0.5	±4	LSB			
Differential Nonlinearity		± 0.05	±0.5	LSB	Guaranteed Monotonic by design over all codes		
AD5327		±0.03	±0.5	LSD	dual affect in codes		
Resolution		12		Bits			
Relative Accuracy		±2	±16	LSB			
Differential Nonlinearity		±0.2	±10	LSB	Guaranteed Monotonic by design over all codes		
Offset Error		± 0.2 ± 0.4	±3	% of FSR	See Figures 4 and 5		
Gain Error		±0.4 ±0.15	±1	% of FSR	See Figures 4 and 5		
Lower Deadband ⁵		20.13	60	m V	Lower Deadband exists only if Offset Error Is Negative		
Upper Deadband		TBD	TBD	m V	Upper Deadband exists only if Offset Error is Negative $V_{REF} = V_{DD}$		
Offset Error Drift ⁶		-12	עעי	ppm of FSR/°C			
Gain Error Drift ⁶		-12 -5		ppm of FSR/°C			
DC Power Supply Rejection Ratio ⁶		-60		dB	$\Delta V_{\rm DD} = \pm 10\%$		
DC Crosstalk ⁶		200		μV	$R_L = 2k\Omega$ to GND and Vdd		
		200		μν	IN - SASE TO CITY UNIT VIII		
DAC REFERENCE INPUTS ⁶			.,	7.	D. CC. J. D. C. J. C. J.		
$V_{ m REF}$ Input Range	1		V_{DD}	V	Buffered Reference Mode.		
	0.25	40	V_{DD}	V	Unbuffered Reference Mode		
V_{REF} Input Impedance (R_{DAC})	mp.p.	>10		MΩ	Buffered reference mode and Power-Down mode		
	TBD	90		kΩ	Unbuffered reference mode. 0-V _{REF} output range.		
D.C E. delde	TBD	45		kΩ	Unbuffered reference mode. 0-2V _{REF} output range.		
Reference Feedthrough		-90		dB	Frequency=10kHz		
Channel-to-Channel Isolation		-80		dB	Frequency=10kHz		
OUTPUT CHARACTERISTICS ⁶							
Minimum Output Voltage ⁷		0.001		V min	This is a measure of the minimum and maximum		
Maximum Output Voltage ⁷		V_{DD} -0.0	01	V max	drive capability of the output amplifier		
DC Output Impedance		0.5		Ω			
Short Circuit Current		25		m A	$V_{DD} = +5V$		
		16		m A	$V_{DD} = +3V$		
Power Up Time		2.5		μs	Coming out of Power Down Mode. $V_{DD} = +5V$		
		5		μs	Coming out of Power Down Mode. $V_{DD} = +3V$		
LOGIC INPUTS ⁶							
Input Current			±1	μA			
$ m V_{IL}$, Input Low Voltage			0.8	V	$V_{DD} = +5V \pm 10\%$		
			0.6	V	$V_{DD} = +3V \pm 10\%$		
			0.5	V	$V_{DD} = +2.5V$		
$ m V_{IH}$, Input High Voltage	1.7			V	$V_{DD} = +2.5V$ to 5.5V; TTL & 1.8V-CMOS compatible		
Pin Capacitance		2	3.5	pF			
LOGIC OUTPUT (SDO) ⁶							
$V_{\rm DD} = +5V \pm 10\%$							
Output Low Voltage			0.4	V	$I_{SINK} = 2mA$		
Output High Voltage	4.0		0.1	v	I _{SOURCE} = 2mA		
$V_{\rm DD} = +3V \pm 10\%$	1.0			•	SOURCE - WITH I		
Output Low Voltage			0.4	V	$I_{SINK} = 2mA$		
Output High Voltage	2.4		0.1	v	I _{SOURCE} = 2mA		
Floating-State Leakage Current	~.1		1	μA	DCEN = GND		
Floating State O/P Capacitance		3	•	pF	DCEN = GND		
		-		1° =			
POWER REQUIREMENTS	0.5			***			
V _{DD}	2.5		5.5	V	V V and V CND		
I _{DD} (Normal Mode) ⁷		0.0	0.0		V _I = V _{DD} and V _{IL} = GND.		
$V_{DD} = +4.5V$ to $+5.5V$		0.6	0.9	m A	All DACs in Unbuffered Mode. In Buffered Mode, extra		
$V_{\rm DD} = +2.5 \text{V}$ to $+3.6 \text{V}$		0.5	0.7	m A	current is typically xµA per DAC where $x=5\mu A+V_{REF}/R_{DAC}$		
I _{DD} (Full Power Down)		0.6			$V_{\rm I} = V_{\rm DD}$ and $V_{\rm IL} = {\rm GND}$.		
$V_{\rm DD} = +4.5V \text{ to } +5.5V$		0.2	1	μA			
$V_{\rm DD} = +2.5 V \text{ to } +3.6 V$	1	0.08	1	μΑ	1		
VDD = +2.3V to +3.0V		0.00	1	μ Α.			

NOTES

REV. PrE

¹See Terminology

 $^{^2}$ Temperature range: B Version: -40° C to $+105^{\circ}$ C; typical at $+25^{\circ}$ C

³DC specifications tested with the outputs unloaded unless stated otherwise.

⁴Linearity is tested using a reduced code range: AD5307 (code 8 to 255); AD5317 (code 28 to 1023); AD5327 (code 115 to 4095)

 $^{^{5}}$ This corresponds to x codes. x= Deadband Voltage/LSB size

⁶Guaranteed by Design and Characterization, not production tested

 $^{^7}$ In order for the amplifier output to reach its minimum voltage, Offset Error must be negative. In order for the amplifier output to reach its maximum voltage, $V_{\text{REF}} = V_{\text{DD}}$

and "Offset plus Gain" Error must be positive. $^{8}I_{DD}$ spec. is valid for all DAC codes. Interface inactive. All DACs active. DAC outputs unloaded.

Specifications subject to change without notice.

AC CHARACTERISTICS¹

(V_{DD} = +2.5V to +5.5 V; R_L =2k Ω to GND and V_{DD} ; C_L =200pF to GND; All specifications T_{MIN} to T_{MAX} unless otherwise noted.)

Parameter ²	В	Version ³		Units	Conditions/Comments
	Min	Тур	Max		
Output Voltage Settling Time					$V_{RFF}=V_{DD}=+5V$
AD5307		6	8	μs	1/4 Scale to 3/4 Scale change (40 Hex to C0
				·	Hex)
AD5317		7	9	μs	1/4 Scale to 3/4 Scale change (100 Hex to
					300 Hex)
AD5327		8	10	μs	1/4 Scale to 3/4 Scale change (400 Hex to
					C00 Hex)
Slew Rate		0.7		V/µs	
Major-Code Change Glitch Impulse		12		nV-s	1 LSB change around major carry.
Digital Feedthrough		0.1		nV-s	
Digital Crosstalk		0.01		nV-s	
Analog Crosstalk		0.01		nV-s	
DAC-to-DAC Crosstalk		0.01		nV-s	
Multiplying Bandwidth		200		kHz	V _{REF} =2V±0.1Vpp. Unbuffered Mode
Total Harmonic Distortion		-70		dB	V _{REF} =2.5V±Vpp. Frequency=10kHz

NOTES

TIMING CHARACTERISTICS 1,2,3

 $(V_{DD} = +2.5 \text{ V to } +5.5 \text{ V}; \text{ All specifications } T_{MIN} \text{ to } T_{MAX} \text{ unless otherwise noted})$

Parameter	Limit at T _{MIN} , T _{MA} (B Version)	Units	Conditions/Comments
$\overline{t_1}$	33	ns min	SCLK Cycle Time
t_2	13	ns min	SCLK High Time
t_3	13	ns min	SCLK Low Time
t_4	0	ns min	SYNC to SCLK Rising Edge Setup Time
t_5	5	ns min	Data Setup Time
t_6	4.5	ns min	Data Hold Time
t ₇	0	ns min	SCLK Falling Edge to SYNC Rising Edge
t_8	100	ns min	Minimum SYNC High Time
t_9	20	ns min	LDAC Pulse Width
t ₁₀	20	ns min	SCLK Falling Edge to LDAC Rising Edge
t ₁₁	20	ns min	CLR Pulse Width
t ₁₂ ^{4,5}	20	ns max	SCLK Rising edge to SDO Valid
t ₁₃ ⁵	5	ns min	SCLK Falling Edge to SYNC Rising Edge
t ₁₄ ⁵	10	ns min	SYNC Rising Edge to SCLK Rising Edge

NOTES

Specifications subject to change without notice




Figure 1. Load Circuit for Digital Output (SDO)Timing Specifications

REV. PrE -3-

 $^{^1} Guaranteed \ by \ Design \ and \ Characterization, \ not \ production \ tested.$

²See Terminology

³Temperature range: B Version: -40°C to +105°C; typical at +25°C

Specifications subject to change without notice.

 $^{^1}$ Guaranteed by Design and Characterization. Not production tested.

²All input signals are specified with tr = tf = 5 ns (10% to 90% of V_{DD}) and timed from a voltage level of $(V_{IL} + V_{IH})/2$.

³See Figures 2 and 3.

⁴These are measured with the load circuit of Figure 1.

⁵Daisy-Chain Mode only




Figure 2. Serial Interface Timing Diagram




Figure 3. Daisy-Chaining Timing Diagram

-4- REV. PrE

ABSOLUTE MAXIMUM RATINGS^{1,2}

$(1_A = +25^{\circ}C \text{ unless otherwise noted})$
V_{DD} to GND $$
Digital Input Voltage to GND0.3 V to V_{DD} + 0.3 V
Digital Output Voltage to GND -0.3 V to $V_{DD} + 0.3 \text{ V}$
Reference Input Voltage to GND0.3 V to $V_{DD}+0.3$ V
$V_{OUT}A$ -D to GND0.3 V to V_{DD} + 0.3 V
Operating Temperature Range
Industrial (B Version)40°C to +105°C
Storage Temperature Range65°C to +150°C
Junction Temperature (T_J max)+150°C

16-Lead TSSOP Package
Power Dissipation $(T_J \text{ max - } T_A) / \theta_{JA}$
θ_{JA} Thermal Impedance 150.4 °C /W
Reflow Soldering
Peak Temperature
Time at Peak Temperature 10 sec to 40 sec
¹ Stresses above those listed under "Absolute Maximum Ratings" may cause permanen
damage to the device. This is a stress rating only, and functional operation of the device


¹Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD5307/AD5317/AD5327 devices feature proprietary ESD protection circuitry, permanent damage may still occur on these devices if they are subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



PIN CONFIGURATIONS



ORDERING GUIDE

Model	Temperature Range	Package Option*
AD5307BRU	-40°C to +105°C	RU-16
AD5317BRU AD5327BRU	-40°C to +105°C -40°C to +105°C	RU-16 RU-16

^{*}RU = TSSOP (Thin Shrink Small Outline Package)

REV. PrE -5-

²Transient currents of up to 100mA will not cause SCR latch-up.

PIN FUNCTION DESCRIPTION

PIN NUMBERS

Pin No.	Mnemonic	Function
1	$\overline{C}\overline{L}\overline{R}$	Active low control input which loads all zeros to all input and DAC registers. Hence, the outputs also go to 0V.
2	<u>LDAC</u>	Active low control input which transfers the contents of the input registers to their respective DAC registers. Pulsing this pin low allows any or all DAC registers to be updated if the input registers have new data. This allows simultaneous update of all DAC outputs.
3	V_{DD}	Power Supply Input. These parts can be operated from 2.5V to 5.5V and the supply should be decoupled to GND.
4	V _{OUT} A	Buffered analog output voltage from DAC A. The output amplifier has rail-to-rail operation.
5	$V_{OUT}B$	Buffered analog output voltage from DAC B. The output amplifier has rail-to-rail operation.
6	$V_{OUT}C$	Buffered analog output voltage from DAC C. The output amplifier has rail-to-rail operation.
7	$V_{REF}AB$	Reference Input pin for DACs A and B. It may be configured as a buffered or an unbuffered input to each or both of the DACs depending on the state of the BUF bits in the serial input words to DACs A and B. It has an input range from 0.25 V to $V_{\rm DD}$ in unbuffered mode and from 1 V to $V_{\rm DD}$ in buffered mode.
8	V _{REF} CD	Reference Input pin for DACs C and D. It may be configured as a buffered or an unbuffered input to each or both of the DACs depending on the state of the BUF bits in the serial input words to DACs C and D. It has an input range from 0.25 V to V_{DD} in unbuffered mode and from 1 to V_{DD} in buffered mode.
9	DCEN	This pin is used to enable the daisy-chaining option. This should be tied high if the part is being used in a daisy-chain. The pin should be tied low if it is being used in stand-alone mode.
10	PD	Active low control input which acts as a hardware Power-Down option. All DACs go into power-down mode when this pin is tied low. The DAC outputs go into a high-impedance state and the cur rent consumption of the part drops to 200nA @ 5V (80nA @ 3V).
11	$V_{OUT}D$	Buffered analog output voltage from DAC D. The output amplifier has rail-to-rail operation.
12	GND	Ground reference point for all circuitry on the part.
13	DIN	Serial Data Input. This device has a 16-bit shift register. Data is clocked into the register on the falling edge of the serial clock input. The DIN input buffer is powered-down after each write cycle.
14	SCLK	Serial Clock Input. Data is clocked into the input shift register on the falling edge of the serial clock input. Data can be transferred at rates up to 30MHz. The SCLK input buffer is powered-down after each write cycle.
15	SYNC	Active Low Control Input. This is the frame synchronization signal for the input data. When \overline{SYNC} goes low, it powers-on the SCLK and DIN buffers and enables the input shift register. Data is trans ferred in on the falling edges of the following 16 clocks. If \overline{SYNC} is taken high before the 16th falling edge, the rising edge of \overline{SYNC} acts as an interrupt and the write sequence is ignored by the device.
16	SDO	Serial Data Output which can be used for daisy-chaining a number of these devices together or for reading back the data in the shift register for diagnostic purposes. The serial data is transferred on the rising edge of SCLK and is valid on the falling edge of the clock.

-6-

REV. PrE

TERMINOLOGY RELATIVE ACCURACY

For the DAC, Relative Accuracy or Integral Nonlinearity (INL) is a measure of the maximum deviation, in LSBs, from a straight line passing through the endpoints of the DAC transfer function. Typical INL vs. Code plots can be seen in Figures 6, 7 and 8.

DIFFERENTIAL NONLINEARITY

Differential Nonlinearity (DNL) is the difference between the measured change and the ideal 1LSB change between any two adjacent codes. A specified differential nonlinearity of ± 1 LSB maximum ensures monotonicity. This DAC is guaranteed monotonic by design. Typical DNL vs. Code plots can be seen in Figures 9, 10 and 11.

OFFSET ERROR

This is a measure of the offset error of the DAC and the output amplifier. It is expressed as a percentage of the full-scale range.

GAIN ERROR

This is a measure of the span error of the DAC. It is the deviation in slope of the DAC transfer characteristic from ideal expressed as a percentage of the full-scale range.

OFFSET ERROR DRIFT

This is a measure of the change in Offset Error with changes in temperature. It is expressed in (ppm of Full-Scale Range)/°C.

GAIN ERROR DRIFT

This is a measure of the change in gain error with changes in temperature. It is expressed in (ppm of full-scale range)/ $^{\circ}$ C.

DC POWER-SUPPLY REJECTION RATIO (PSRR)

This indicates how the output of the DAC is affected by changes in the supply voltage. PSRR is the ratio of the change in V_{OUT} to a change in V_{DD} for full-scale output of the DAC. It is measured in dBs. V_{REF} is held at +2V and V_{DD} is varied $\pm~10\%.$

DC CROSSTALK

This is the DC change in the output level of one DAC in response to a change in the output of another DAC. It is measured with a full-scale output change on one DAC while monitoring another DAC. It is expressed in μV .

REFERENCE FEEDTHROUGH

This is the ratio of the amplitude of the signal at a DAC output to the reference input when the DAC output is not being updated (i.e. $\overline{\text{LDAC}}$ is high). It is expressed in dBs.

CHANNEL-TO-CHANNEL ISOLATION

This is the ratio of the amplitude of the signal at the output of one DAC to a sine wave on the reference input of another DAC. It is measured in dBs.

MAJOR-CODE TRANSITION GLITCH ENERGY

Major-Code Transition Glitch Energy is the energy of the impulse injected into the analog output when the code in the DAC register changes state. It is normally specified as the area of the glitch in nV-secs and is measured when the digital code is changed by 1LSB at the major carry transition (011...11 to 100...00 or 100...00 to 011...11).

DIGITAL FEEDTHROUGH

Digital Feedthrough is a measure of the impulse injected into the analog output of the DAC from the digital input pins of the device but is measured when the DAC is not being written to (SYNC held high). It is specified in nV-secs and is measured with a full-scale change on the digital input pins, i.e. from all 0s to all 1s and vice versa.

DIGITAL CROSSTALK

This is the glitch impulse transferred to the output of one DAC at mid-scale in response to a full-scale code change (all 0s to all 1s and vice versa) in the input register of another DAC. It is expressed in nV-secs.

ANALOG CROSSTALK

This is the glitch impulse transferred to the output of one DAC due to a change in the output of another DAC. It is measured by loading one of the input registers with a full-scale code change (all 0s to all 1s and vice versa) while keeping $\overline{\text{LDAC}}$ high. Then pulse $\overline{\text{LDAC}}$ low and monitor the output of the DAC whose digital code was not changed. The area of the glitch is expressed in nV-secs.

DAC-TO-DAC CROSSTALK

This is the glitch impulse transferred to the output of one DAC due to a digital code change and subsequent output change of another DAC. This includes both digital and analog crosstalk. It is measured by loading one of the DACs with a full-scale code change (all 0s to all 1s and vice versa) while keeping $\overline{\text{LDAC}}$ low and monitoring the output of another DAC. The area of the glitch is expressed in nV-secs.

MULTIPLYING BANDWIDTH

The amplifiers within the DACs have a finite bandwidth. The Multiplying Bandwidth is a measure of this. A sine wave on the reference (with full-scale code loaded to the DAC) appears on the output. The Multiplying Bandwidth is the frequency at which the output amplitude falls to 3dB below the input.

TOTAL HARMONIC DISTORTION

This is the difference between an ideal sine wave and its attenuated version using the DAC. The sine wave is used as the reference for the DAC and the THD is a measure of the harmonics present on the DAC output. It is measured in dBs.

REV. PrE -7-




Figure 4. Transfer Function with Negative Offset




Figure 5. Transfer Function with Positive Offset

-8- REV. PrE

TBD

TBD

TBD

Figure 6. AD5307 Typical INL Plot

Figure 7. AD5317 Typical INL Plot

Figure 8. AD5327 Typical INL Plot

TBD

TBD

TBD

Figure 9. AD5307 Typical DNL Plot

Figure 10 AD5317 Typical DNL

Figure 11. AD5327 Typical DNL Plot

TBD

TBD

TBD

Figure 12. AD5307 INL and DNL Error vs. V_{REF} Figure 13. AD5307 INL Error and DNL Error vs. Temperature

Figure 14. AD5307Offset Error and Gain Error vs. Temperature

REV. PrE -9-

TBD

Figure 15. Offset Error and Gain

Error vs. V_{DD}

TBD

Figure 16. V_{OUT} Source and Sink Current Capability **TBD**

Figure 17. Supply Current vs. DAC

Code

TBD

TBD

TBD

Figure 18. Supply Current vs. Supply Voltage

Figure 19. Power-Down Current vs. Supply Voltage

Figure 20. Supply Current vs. Logic Input Voltage

TBD

TBD

TBD

Figure 20. Half-Scale Settling (1/4 to 3/4 Scale Code Change)

Figure 22. Power-On Reset to 0V

Figure 23. Exiting Power-Down to Mid-Scale

REV. PrE

TBD

TRE

TBD

Figure 24. I_{DD} Histogram with $V_{DD} = +3 V$ and $V_{DD} = +5 V$

Figure 25. AD5327 Major-Code Transition Glitch Energy Figure 26. Multiplying Bandwidth (Small-Signal Frequency Response)

 TBG

TBD

Figure 27. Full-Scale Error vs. V_{REF}

Figure 28. DAC-DAC Crosstalk

REV. PrE -11-

FUNCTIONAL DESCRIPTION

The AD5307/AD5317/AD5327 are quad resistor-string DACs fabricated on a CMOS process with resolutions of 8, 10 and 12 bits respectively. Each contains four output buffer amplifiers and is written to via a 3-wire serial interface. They operate from single supplies of 2.5 V to 5.5 V and the output buffer amplifiers provide rail-to-rail output swing with a slew rate of 0.7V/ μ s. DACs A and B share a common reference input, namely $V_{REF}AB$. DACs C and D share a common reference input, namely $V_{REF}CD$. Each reference input may be buffered to draw virtually no current from the reference source, or unbuffered to give a reference input range from GND to V_{DD} . The devices have a power-down mode, in which all DACs may be turned off completely with a high-impedance output.

Digital-to-Analog Section

The architecture of one DAC channel consists of a resistor-string DAC followed by an output buffer amplifier. The voltage at the V_{REF} pin provides the reference voltage for the corresponding DAC. Figure 29 shows a block diagram of the DAC architecture. Since the input coding to the DAC is straight binary, the ideal output voltage is given by:

$$V_{OUT} = V_{REF} * D$$

where D=decimal equivalent of the binary code which is loaded to the DAC register;

0-255 for AD5307 (8-bits) 0-1023 for AD5317 (10-bits) 0-4095 for AD5327 (12-bits)

N = DAC resolution




Figure 29. Single DAC channel architecture

Resistor String

The resistor string section is shown in Figure 30. It is simply a string of resistors, each of value R. The digital code loaded to the DAC register determines at what node on the string the voltage is tapped off to be fed into the output amplifier. The voltage is tapped off by closing one of the switches connecting the string to the amplifier. Because it is a string of resistors, it is guaranteed monotonic.

DAC Reference Inputs

There is a reference pin for each pair of DACs. The reference inputs are buffered but can also be individually configured as unbuffered. The advantage with the buffered input is the high impedance it presents to the voltage source driving it. However if the unbuffered mode is used, the user can have a reference voltage as low as 0.25 V and as high as $V_{\rm DD}$ since there is no restriction due to headroom and footroom of the reference amplifier.




Figure 30. Resistor String

If there is a buffered reference in the circuit (e.g., REF192), there is no need to use the on-chip buffers of the AD5307/AD5317/AD5327. In unbuffered mode the input impedance is still large at typically 90 k Ω per reference input for $0\text{-}V_{REF}$ mode and 45 k Ω for $0\text{-}2V_{REF}$ mode.

The buffered/unbuffered option is controlled by the BUF bit in the Data Word. The BUF bit setting applies to whichever DAC is selected.

Output Amplifier

The output buffer amplifier is capable of generating output voltages to within 1mV of either rail. Its actual range depends on the value of $V_{\rm REF}$, GAIN and offset error. If a gain of 1 is selected (GAIN=0) the output range is 0.001 V to $V_{\rm REF}$.

If a gain of 2 is selected (GAIN=1) the output range is 0.001 V to $2V_{REF}.$ However because of clamping the maximum output is limited to V_{DD} - 0.001V.

The output amplifier is capable of driving a load of $2k\Omega$ to GND or V_{DD} , in parallel with 500pF to GND or V_{DD} . The source and sink capabilities of the output amplifier can be seen in the plot in Figure 16.

The slew rate is $0.7V/\mu s$ with a half-scale settling time to +/-0.5 LSB (at 8 bits) of $6\mu s$.

POWER-ON RESET

The AD5307/AD5317/AD5327 are provided with a power-on reset function, so that they power up in a defined state. The power-on state is:

- Normal operation
- Reference inputs unbuffered.
- 0-V_{REF} output range.
- Output voltage set to 0V

Both input and DAC registers are filled with zeros and remain so until a valid write sequence is made to the device. This is particularly useful in applications where it is important to know the state of the DAC outputs while the device is powering-up.

-12- REV. PrE

SERIAL INTERFACE

The AD5307/AD5317/AD5327 are controlled over a versatile, 3-wire serial interface, which operates at clock rates up to 30MHz and is compatible with SPI^{TM} , $QSPI^{TM}$, $MICROWIRE^{TM}$ and DSP interface standards.

Input Shift Register

The input shift register is 16-bits wide. Data is loaded into the device as a 16-bit word under the control of a serial clock input, SCLK. The timing diagram for this operation is shown in Figure 2 on page 4. The 16-bit word consists of four control bits followed by 8, 10 or 12 bits of DAC data, depending on the device type. Data is loaded MSB first (Bit 15) and the first two bits determine whether the data is for DAC A, DAC B, DAC C or DAC D. Bits 13 and 12 control the operating mode of the DAC. Bit 13 is GAIN which determines the output range of the part. Bit 12 is BUF which controls whether the reference inputs are buffered or unbuffered.

TABLE 1. ADDRESS BITS FOR THE AD53X7

A1 (Bit15)	A0 (Bit14)	DAC Addressed
0	0	DAC A
0	1	DAC B
1	0	DAC C
1	1	DAC D

Control bits

GAIN: Controls the output range of the addressed DAC

0: Output Range of 0 - V_{REF}

1: Output Range of 0 - 2 V_{REF}

BUF: Controls whether reference of the addressed DAC

is buffered or unbuffered

0: Unbuffered Reference

1: Buffered Reference

The AD5327 uses all 12 bits of DAC data, the AD5317 uses 10 bits and ignores the two LSBs. The AD5307 uses 8 bits and ignores the last 4 bits. The data format is straight binary, with all zeros corresponding to 0V output and all ones corresponding to full-scale output ($V_{\rm REF}$ - 1LSB).

The \overline{SYNC} input is a level-triggered input that acts as a frame synchronization signal and chip enable. Data can only be transferred into the device whilst \overline{SYNC} is low. To start the serial data transfer, \overline{SYNC} should be taken low observing the minimum \overline{SYNC} to SCLK active edge setup time, t₄. After \overline{SYNC} goes low, serial data will be shifted into the device's input shift register on the falling edges of SCLK for 16 clock pulses. In Stand-Alone Mode (DCEN = 0) any data and clock pulses after the 16th falling edge of SCLK will be ignored, and no further serial data transfer will occur until \overline{SYNC} is taken high and low again.

 \overline{SYNC} may be taken high after the falling edge of the 16th SCLK pulse, observing the minimum SCLK falling edge to \overline{SYNC} rising edge time, t_7 .




Figure 31. AD5307 Input Shift Register Contents



Figure 32. AD5317 Input Shift Register Contents




Figure 33. AD5327 Input Shift Register Contents

REV. PrE -13-

After the end of serial data transfer, data will automatically be transferred from the input shift register to the input register of the selected DAC. If SYNC is taken high before the 16th falling edge of SCLK, the data transfer will be aborted and the DAC input registers will not be updated.

When data has been transferred into the input register of a DAC, the corresponding DAC register and DAC output can be updated by taking \overline{LDAC} low. \overline{CLR} is an activelow, asynchronous clear that clears the input registers and DAC registers to all zeros.

Low-Power Serial Interface

To minimize the power consumption of the device, the interface only powers-up fully when the device is being written to i.e. on the falling edge of \overline{SYNC} . The SCLK and \overline{DIN} input buffers are powered-down on the rising edge of \overline{SYNC} .

Daisy-Chaining

For systems which contain several DACs or where the user wishes to read back the DAC contents for diagnostic purposes, the SDO pin may be used to daisy-chain several devices together and provide serial readback.

By connecting DCEN (Daisy-Chain Enable) pin high, the Daisy-Chain Mode is enabled. It is tied low in the case of Stand-Alone Mode. In Daisy-Chain Mode the internal gating on SCLK is disabled. The SCLK is continuously applied to the input shift register when SYNC is low. If more than 16 clock pulses are applied, the data ripples out of the shift register and appears on the SDO line. This data is clocked out on the rising edge of SCLK and is valid on the falling edge. By connecting this line to the DIN input on the next DAC in the chain, a multi-DAC interface is constructed. 16 clock pulses are required for each DAC in the system. Therefore, the total number of clock cycles must equal 16N where N is the total number of devices in the chain. When the serial transfer to all devices is complete, SYNC should be taken high. This prevents any further data being clocked into the input shift register.

A continuous SCLK source may be used if it can be arranged that \overline{SYNC} is held low for the correct number of clock cycles. Alternatively, a burst clock containing the exact number of clock cycles may be used and \overline{SYNC} taken high some time later.

When the transfer to all input registers is complete, a common \overline{LDAC} signal updates all DAC registers and all analog outputs are updated simultaneously.

Double-Buffered Interface

The AD5307/AD5317/AD5327 DACs all have double-buffered interfaces consisting of two banks of registers - input registers and DAC registers. The input register is connected directly to the input shift register and the digital code is transferred to the relevant input register on completion of a valid write sequence. The DAC register contains the digital code which the resistor string uses.

Access to the \overline{DAC} register is controlled by the \overline{LDAC} pin. When the \overline{LDAC} pin is high, the DAC register is latched and hence the input register may change state without affecting the contents of the DAC register. However, when the \overline{LDAC} pin is low, all DAC registers are updated after a complete write sequence.

This is useful if the user requires simultaneous updating of all DAC outputs. The user may write to three of the input registers individually and then, by setting \overline{LDAC} low when writing to the remaining DAC input register, all outputs will update simultaneously.

These parts contain an extra feature whereby the DAC register is not updated unless its input register has been updated since the last time that \overline{LDAC} was brought low. Normally, when \overline{LDAC} is brought low, the DAC registers are filled with the contents of the input registers. In the case of the AD5307/AD5317/AD5327, the part will only update the DAC register if the input register has been changed since the last time the DAC register was updated thereby removing unnecessary digital crosstalk.

POWER-DOWN MODE

The AD5307/AD5317/AD5327 have low power consumption, dissipating only 1.5mW with a 3V supply and 3mW with a 5V supply. Power consumption can further be reduced when the DACs are not in use by putting them into power-down mode, which is selected by taking pin \overline{PD} low.

When the \overline{PD} pin is high all DACs work normally with a typical power consumption of $600\mu A$ at 5V ($500\mu A$ at 3V). However, in power-down mode, the supply current falls to 200nA at 5V (80nA at 3V) when all DACs are powered-down. Not only does the supply current drop but the output stage is also internally switched from the output of the amplifier making it open-circuit. This has the advantage that the output is three-state while the part is in power-down mode and provides a defined input condition for whatever is connected to the output of the DAC amplifier. The output stage is illustrated in Figure 34.

The bias generator, the output amplifier, the resistor string and all other associated linear circuitry are all shut down when the power-down mode is activated. However, the contents of the registers are unaffected when in power-down. The time to exit power-down is typically 2.5 μs for $V_{\rm DD}{=}5V$ and 5 μs when $V_{\rm DD}{=}3V$. This is the time from the falling edge of the 16th SCLK pulse to when the output voltage deviates from it's power-down voltage. See Figure 23 for a plot.




Figure 34. Output Stage during Power-Down

-14- REV. PrE

MICROPROCESSOR INTERFACING

AD5307/AD5317/AD5327 to ADSP-2101/ADSP-2103 Interface

Figure 35 shows a serial interface between the AD5307/AD5317/AD5327 and the ADSP-2101/ADSP-2103. The ADSP-2101/ADSP-2103 should be set up to operate in the SPORT Transmit Alternate Framing Mode. The ADSP-2101/ADSP-2103 SPORT is programmed through the SPORT control register and should be configured as follows: Internal Clock Operation, Active-Low Framing, 16-Bit Word Length. Transmission is initiated by writing a word to the TX register after the SPORT has been enabled. The data is clocked out on each rising edge of the DSP's serial clock and clocked into the AD5307/AD5317/AD5327 on the falling edge of the DAC's SCLK.





Figure 35. AD5307/AD5317/AD5327 to ADSP-2101/03 Interface

AD5307/AD5317/AD5327 to 68HC11/68L11 Interface

Figure 36 shows a serial interface between the AD5307/ AD5317/AD5327 and the 68HC11/68L11 microcontroller. SCK of the 68HC11/68L11 drives the SCLK of the AD5307/AD5317/AD5327, while the MOSI output drives the serial data line (DIN) of the DAC. The SYNC signal is derived from a port line (PC7). The setup conditions for correct operation of this interface are as follows: the 68HC11/68L11 should be configured so that its CPOL bit is a 0 and its CPHA bit is a 1. When data is being transmitted to the DAC, the \overline{SYNC} line is taken low (PC7). When the 68HC11/68L11 is configured as above, data appearing on the MOSI output is valid on the falling edge of SCK. Serial data from the 68HC11/68L11 is transmitted in 8-bit bytes with only eight falling clock edges occurring in the transmit cycle. Data is transmitted MSB first. In order to load data to the AD5307/AD5317/AD5327, PC7 is left low after the first eight bits are transferred, and a second serial write operation is performed to the DAC and PC7 is taken high at the end of this procedure.



*ADDITIONAL PINS OMITTED FOR CLARITY

Figure 36. AD5307/AD5317/AD5327 to 68HC11/68L11 Interface

AD5307/AD5317/AD5327 to 80C51/80L51 Interface

Figure 37 shows a serial interface between the AD5307/ AD5317/AD5327 and the 80C51/80L51 microcontroller. The setup for the interface is as follows: TXD of the 80C51/80L51 drives SCLK of the AD5307/AD5317/ AD5327, while RXD drives the serial data line of the part. The SYNC signal is again derived from a bit programmable pin on the port. In this case port line P3.3 is used. When data is to be transmitted to the AD5307/AD5317/ AD5327, P3.3 is taken low. The 80C51/80L51 transmits data only in 8-bit bytes; thus only eight falling clock edges occur in the transmit cycle. To load data to the DAC, P3.3 is left low after the first eight bits are transmitted, and a second write cycle is initiated to transmit the second byte of data. P3.3 is taken high following the completion of this cycle. The 80C51/80L51 outputs the serial data in a format which has the LSB first. The AD5307/AD5317/ AD5327 requires its data with the MSB as the first bit received. The 80C51/80L51 transmit routine should take this into account.




*ADDITIONAL PINS OMITTED FOR CLARITY

Figure 37. AD5307/AD5317/AD5327 to 80C51/80L51 Interface

AD5307/AD5317/AD5327 to Microwire Interface

Figure 38 shows an interface between the AD5307/AD5317/AD5327 and any Microwire compatible device. Serial data is shifted out on the falling edge of the serial clock, SK and is clocked into the AD5307/AD5317/AD5327 on the rising edge of SK which corresponds to the falling edge of the DAC's SCLK.



*ADDITIONAL PINS OMITTED FOR CLARITY

Figure 38: AD5307/AD5317/AD5327 to 80C51/80L51 Interface

REV. PrE –15–

APPLICATIONS

Typical Application Circuit

The AD5307/AD5317/AD5327 can be used with a wide range of reference voltages where the devices offer full, one-quadrant multiplying capability over a reference range of 0V to $V_{\rm DD}$. More typically, these devices are used with a fixed, precision reference voltage. Suitable references for 5 V operation are the AD780 and REF192 (2.5 V references). For 2.5 V operation, a suitable external reference would be the AD589, a 1.23 V bandgap reference. Figure 39 shows a typical setup for the AD5307/AD5317/AD5327 when using an external reference.




Figure 39 AD5307/AD5317/AD5327 using a 2.5V External Reference

Driving V_{DD} from the Reference Voltage

If an output range of 0V to $V_{\rm DD}$ is required when the reference inputs are configured as unbuffered then the simplest solution is to connect the reference input to $V_{\rm DD}.$ As this supply may not be very accurate and may be noisy, the AD5307/AD5317/AD5327 may be powered from the reference voltage; for example using a 5V reference such as the REF195. The REF195 will output a steady supply voltage for the AD5307/AD5317/AD5327. The current required from the REF195 is $600\mu A$ supply current and approx $112\mu A$ into the reference inputs (if unbuffered). This is with no load on the DAC outputs. When the DAC outputs are loaded, the REF195 also needs to supply the current to the loads. The total current required (with a $10k\Omega$ load on each output) is:

$$712\mu A + 4(5V/10k\Omega) = 2.7mA$$

The load regulation of the REF195 is typically 2ppm/mA which results in an error of 5.4ppm (27 μ V) for the 2.7mA current drawn from it. This corresponds to a 0.0014 LSB error at 8-bits and 0.022 LSB error at 12-bits.

Bipolar Operation Using the AD5307/AD5317/AD5327 The AD5307/AD5317/AD5327 have been designed for single-supply operation but a bipolar output range is also possible using the circuit in Figure 40. The circuit below will give an output voltage range of ± 5 V. Rail-to-rail operation at the amplifier output is achievable using an AD820 or an OP295 as the output amplifier.

The output voltage for any input code can be calculated as follows:

 $V_{OUT} = [(REFINx (D/2^N) x (R1+R2)/R1) - REFINx (R2/R1)]$ where D is the decimal equivalent of the code loaded to the DAC.




Figure 40. Bipolar Operation with the AD5307

N is the DAC resolution. REFIN is the reference voltage input With REFIN = 5V, $R1 = R2 = 10 \text{ k}\Omega$:

$$V_{OUT} = (10 \times D/2^N) - 5 V$$

Opto-Isolated Interface for Process Control Applications The AD5307/AD5317/AD5327 have a versatile 3-wire serial interface making them ideal for generating accurate voltages in process control and industrial applications. Due to noise, safety requirements or distance, it may be necessary to isolate the AD5307/AD5317/AD5327 from the controller. This can easily be achieved by using optoisolators, which will provide isolation in excess of 3kV. The serial loading structure of the AD5307/AD5317/ AD5327 makes it ideally suited for use in opto-isolated applications. Figure 41 shows an opto-isolated interface to the AD5307/AD5317/AD5327 where DIN, SCLK and SYNC are driven from opto-couplers. The power supply to the part also needs to be isolated. This is done by using a transformer. On the DAC side of the transformer, a +5V regulator provides the +5V supply required for the AD5307/AD5317/AD5327.




Figure 41. AD5307 in an opto-isolated interface

Decoding Multiple AD5307/AD5317/AD5327s

The SYNC pin on the AD5307/AD5317/AD5327 can be used in applications to decode a number of DACs. In this application, all the DACs in the system receive the same serial clock and serial data, but only the SYNC to one of the devices will be active at any one time allowing access to four channels in this sixteen-channel system. The 74HC139 is used as a 2-to-4 line decoder to address any of the DACs in the system. To prevent timing errors from occurring, the enable input should be brought to its inactive state while the coded address inputs are changing state. Figure 42 shows a diagram of a typical setup for decoding multiple AD5307 devices in a system.




Figure 42. Decoding multiple AD5307 devices in a system

AD5307/AD5317/AD5327 as a Digitally Programmable Window Detector

A digitally programmable upper/lower limit detector using two of the DACs in the AD5307/AD5317/AD5327 is shown in Figure x. The upper and lower limits for the test are loaded to DACs A and B which, in turn, set the limits on the CMP04. If the signal at the $V_{\rm IN}$ input is not within the programmed window, a LED will indicate the fail condition. Similarly DACs C and D can be used for window detection on a second $V_{\rm IN}$ signal.




Figure 43. Window detection

Daisy-Chaining

For systems which contain several DACs or where the user wishes to read back the DAC contents for diagnostic purposes, the SDO pin may be used to daisy-chain several devices together and provide serial readback. Figure 3 shows the timing diagram for Daisy-Chain applications. The Daisy-Chain Mode is enabled by connecting DCEN high. See Figure 44 below.




Figure 44. AD5307 in Daisy-Chain Mode

Power Supply Bypassing and Grounding

In any circuit where accuracy is important, careful consideration of the power supply and ground return layout helps to ensure the rated performance. The printed circuit board on which the AD5307/AD5317/AD5327 is mounted should be designed so that the analog and digital sections are separated, and confined to certain areas of the board. If the AD5307/AD5317/AD5327 is in a system where multiple devices require an AGND to DGND connection. the connection should be made at one point only. The star ground point should be established as close as possible to the device. The AD5307/AD5317/AD5327 should have ample supply bypassing of 10µF in parallel with 0.1µF on the supply located as close to the package as possible, ideally right up against the device. The 10µF capacitors are the tantalum bead type. The 0.1µF capacitor should have low Effective Series Resistance (ESR) and Effective Series Inductance (ESI), like the common ceramic types that provide a low impedance path to ground at high frequencies to handle transient currents due to internal logic switching.


REV. PrE -17-

The power supply lines of the AD5307/AD5317/AD5327 should use as large a trace as possible to provide low impedance paths and reduce the effects of glitches on the power supply line. Fast switching signals such as clocks should be shielded with digital ground to avoid radiating noise to other parts of the board, and should never be run near the reference inputs. Avoid crossover of digital and analog signals. Traces on opposite sides of the board should run at right angles to each other. This reduces the effects of feedthrough through the board. A microstrip technique is by far the best, but not always possible with a double-sided board. In this technique, the component side of the board is dedicated to ground plane while signal traces are placed on the solder side.

OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).

16-Lead Thin Shrink Small Outline Package (TSSOP) (RU-16)



-18- REV. PrE

OVERVIEW OF ALL AD53xx SERIAL DEVICES

Part no.	Resolution	No. of DACS	DNL	Interface	Settling Time	Package	Pins
				SINGLES			
AD5300	8	1	±0.25	SPI	4 μs	SOT-23, MicroSOIC	6,8
AD5310	10	1	±0.5	SPI	6 μs	SOT-23, MicroSOIC	6,8
AD5320	12	1	±1.0	SPI	8 μs	SOT-23, MicroSOIC	6,8
AD5301	8	1	±0.25	2-wire	6 μs	SOT-23, MicroSOIC	6,8
AD5311	10	1	±0.5	2-wire	7 μs	SOT-23, MicroSOIC	6,8
AD5321	12	1	±1.0	2-wire	8 μs	SOT-23, MicroSOIC	6,8
				DUALS			
AD5302	8	2	±0.25	SPI	6 μs	MicroSOIC	8
AD5312	10	2	±0.5	SPI	7 μs	MicroSOIC	8
AD5322	12	2	±1.0	SPI	8 μs	MicroSOIC	8
AD5303	8	2	±0.25	SPI	6 μs	TSSOP	16
AD5313	10	2	±0.5	SPI	7 μs	TSSOP	16
AD5323	12	2	±1.0	SPI	8 μs	TSSOP	16
			111	QUADS	·DV		
AD5304	8	4	±0.25	SPI	6 μs	MicroSOIC	10
AD5314	10	4	±0.5	SPI	7 μs	MicroSOIC	10
AD5324	12	4	±1.0	SPI	8 μs	MicroSOIC	10
AD5305	8	4	±0.25	2-wire	6 μs	MicroSOIC	10
AD5315	10	4	±0.5	2-wire	7 μs	MicroSOIC	10
AD5325	12	4	±1.0	2-wire	8 μs	MicroSOIC	10
AD5306	8	4	±0.25	2-wire	6 μs	TSSOP	16
AD5316	10	4	±0.5	2-wire	7 μs	TSSOP	16
AD5326	12	4	±1.0	2-wire	8 μs	TSSOP	16
AD5307	8	4	±0.25	SPI	6 μs	TSSOP	16
AD5317	10	4	±0.5	SPI	7 μs	TSSOP	16
AD5327	12	4	±1.0	SPI	8 μs	TSSOP	16

Visit our web-page at http://www.analog.com/support/standard_linear/selection_guides/AD53xx.html

REV. PrE -19-