								F	REVIS	IONS							I			
LTR					C	DESCF	RIPTIO	N					D	ATE ()	(R-MO-I	DA)		APPF	ROVED)
REV																				
SHEET	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51			
REV																				
SHEET	15	16	17	18 DE	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34
REV STATU OF SHEETS				RE'	V EET		1	2	3	4	5	6	7	8	9	10	11	12	13	14
PMIC N/A				PRE	PARED Zahn	BY	<u> '</u>		3	4		EFENS	SE SU	IPPLY P. O	CEN	TER C 3990	COLUI	MBUS		14
STAI MICRO	CIR	CUI	т		CKED E chael C.					 		C	COLUI	MBUS	, OHI0	O 432	16-50	00		
DRA THIS DRAWI FOR L	ING IS A	VAILAB	LE									AL, Q ER, +{		T SU	PPLY					
DEPA AND AGEI	FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DRAWING APPROVAL DATE DEPARTMENT OF DEFENSE 97-09-19				SIZE		CAGI	E CODI			EC)60	.07	506						
AMSC	: N/A			REV	ISION LI	EVEL					4	6	726	8		55	JUZ'	-9/3	000	
										SHE	ET	1		OF	51	1				

1. SCOPE

1.1 <u>Scope</u>. This drawing documents five product assurance classes, class D (lowest reliability), class E, (exceptions), class G (lowest high reliability), class H (high reliability), and class K, (highest reliability) and a choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of radiation hardness assurance levels are reflected in the PIN.

1.2 PIN. The PIN shall be as shown in the following example: 5962 97506 01 н С Federal RHA Device Device Case Lead stock class designator type class outline finish designator designator (see 1.2.2) (see 1.2.4) (see 1.2.5) (see 1.2.1) (see 1.2.3) V Drawing number 1.2.1 Radiation hardness assurance (RHA) designator. Device classes H and K RHA marked devices shall meet the MIL-PRF-38534 specified RHA levels and shall be marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device. 1.2.2 <u>Device type(s)</u>. The device type(s) shall identify the circuit function as follows: Generic number **Circuit function** Device type 01 AD14060BF/QML-4 Quad digital signal processor, +5 V supply, 40 MHz 1.2.3 Device class designator. This device class designator shall be a single letter identifying the product assurance level as follows: Device class Device performance documentation Certification and gualification to MIL-PRF-38534 D, E, G, H, or K 1.2.4 Case outline(s). The case outline(s) shall be as designated in MIL-STD-1835 and as follows: Outline letter Descriptive designator Terminals Package style Х See figure 1 308 Quad ceramic flat pack 1.2.5 Lead finish. The lead finish shall be as specified in MIL-PRF-38534. 1.3 Absolute maximum ratings. 1/ -0.3 V dc to +7.0 V dc Input voltage (V_{IN}) -0.5 V dc to V_{DD} + 0.5 V dc Output voltage swing (VOUT) $-0.3 \text{ V} \text{ dc to } V_{\overline{\Omega}} + 0.5 \text{ V} \text{ dc}$ 200 pF Load capacitance Junction temperature under bias (T_J) +130°C Junction to case temperature (θ_{JC}) 0.36° C/W Lead temperature soldering (5 seconds) +280° C -65° C to +150° C Storage temperature range Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the 1/ maximum levels may degrade performance and affect reliability. SIZE STANDARD 5962-97506 Α MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS **REVISION LEVEL** SHEET COLUMBUS, OHIO 43216-5000

2

1.4 Recommended operating conditions.

Supply voltage (V_{DD}) Case operating temperature range (T_C) +4.75 V dc to +5.25 V dc -40° C to +100° C

2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbook</u>. The following specification, standards, and handbook form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those listed in the issue of the Department of Defense Index of Specifications and Standards (DoDISS) and supplement thereto, cited in the solitation.

SPECIFICATION

DEPARTMENT OF DEFENSE

MIL-PRF-38534 - Hybrid Microcircuits, General Specification for.

STANDARDS

DEPARTMENT OF DEFENSE

MIL-STD-883-Test Methods and Procedures for Microelectronics.MIL-STD-973-Configuration Management.MIL-STD-1835-Microcircuit Case Outlines.

HANDBOOK

DEPARTMENT OF DEFENSE

MIL-HDBK-780 - Standard Microcircuit Drawings.

(Unless otherwise indicated, copies of the specification, standards, and handbook are available from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

3.1 <u>Item requirements</u>. The individual item performance requirements for device classes D, E, G, H, and K shall be in accordance with MIL-PRF-38534. Compliance with MIL-PRF-38534 may include the performance of all tests herein or as designated in the device manufacturer's Quality Management (QM) plan or as designated for the applicable device class. Therefore, the tests and inspections herein may not be performed for the applicable device class (see MIL-PRF-38534). Futhermore, the manufacturers may take exceptions or use alternate methods to the tests and inspections herein and not perform them. However, the performance requirements as defined in MIL-PRF-38534 shall be met for the applicable device class.

3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38534 and herein.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-97506
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 3

3.2.1 Case outline(s). The case outline(s) shall be in accordance with 1.2.4 herein and figure 1.

3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 2.

3.2.3 Block diagram(s). The block diagram(s) shall be as specified on figure 3.

3.2.4 Timing waveform(s). The timing waveform(s) shall be as specified on figure 4.

3.3 <u>Electrical performance characteristics</u>. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and shall apply over the full specified operating temperature range.

3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are defined in table I.

3.5 <u>Marking of Device(s)</u>. Marking of device(s) shall be in accordance with MIL-PRF-38534. The device shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's vendor similar PIN may also be marked as listed in QML-38534.

3.6 <u>Data</u>. In addition to the general performance requirements of MIL-PRF-38534, the manufacturer of the device described herein shall maintain the electrical test data (variables format) from the initial quality conformance inspection group A lot sample, for each device type listed herein. Also, the data should include a summary of all parameters manually tested, and for those which, if any, are guaranteed. This data shall be maintained under document revision level control by the manufacturer and be made available to the preparing activity (DSCC-VA) upon request.

3.7 <u>Certificate of compliance</u>. A certificate of compliance shall be required from a manufacturer in order to supply to this drawing. The certificate of compliance (original copy) submitted to DSCC-VA shall affirm that the manufacturer's product meets the performance requirements of MIL-PRF-38534 and herein.

3.8 <u>Certificate of conformance</u>. A certificate of conformance as required in MIL-PRF-38534 shall be provided with each lot of microcircuits delivered to this drawing.

4. QUALITY ASSURANCE PROVISIONS

4.1 <u>Sampling and inspection</u>. Sampling and inspection procedures shall be in accordance with MIL-PRF-38534 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein.

4.2 Screening. Screening shall be in accordance with MIL-PRF-38534. The following additional criteria shall apply:

- a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to either DSCC-VA or the acquiring activity upon request. Also, the test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.

(2) T_C as specified in accordance with table I of method 1015 of MIL-STD-883.

		F	r
STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-97506
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 4

- b. Interim test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.
 - (1) Static supply current (I_{DD}q).

Checks that current draw is not grossly excessive. Current exceeding 1.3 amperes on the module indicates failure. Normal measured current is about 0.5 amperes.

(2) Interconnects.

Checks for electrical continuity through the package leads and wirebonds, along with continuity of internal wiring within the module.

(3) Single processor functional.

A collection of test routines perform a rudimentary check of the basic functionally of each individual processor. The following individual processor units are tested: DAGs 1 and 2, timer, program sequencer, PX register, multiplier, data register file, shifter, ALU, link ports, serial ports, DMA, IOP registers, and memory.

(a) Serial port test.

This routine uses internal loopback to test basic operation of serial port 0 and serial port 1, by transmitting and receiving 16-bit words. In addition, the COMPare operation of the ALU and BitSET operation of the shifter are tested. Serial ports are tested at a clock rate of 10 MHz.

(b) Computation routine.

The routine tests basic operation of the ALU through ADD, SUBTRACT, and COMPare functions. In addition, the multiplier and DAGs are tested usings floating point multiply and load/write functions, while the shifter is tested with a BitSET function. All operations use 32-bit words.

(c) Link routine.

Using 32-bit data and internal memory to memory receive, basic operation of Link buffers 0 - 5 is tested. In addition, the ALU, COMPare, and shifter BitSET functions are tested.

(d) PX routine.

This routine tests basic operation of the PX register and short word addressing. The PX register is loaded with a 48-bit word, then the PX is read into memory. Short word addressing is used to read back, in 16-bit word segments, the 48-bit word from memory. In addition, the ALU, COMPare, and shifter BitSET functions are tested.

(e) Timer routine.

This routine will count down the timer until $t_{count} = 0$, at which time an interrupt will occur, followed by a return to the code. This test will verify operation of the program sequencer, timer, ALU, COMPare function, and shifter BitSET function.

- (4) Multiprocessor functional.
 - (a) Interprocessor links: all tested using 2 times the clock rate (80 MHz).
 - (b) Multiprocessor memory space: each processor accesses and checks memory of the other three processors.
- c. Final electrical test parameters shall be as specified in table II herein.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-97506
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 5

Test	Symbol	Conditions -40°C ≤ T _C ≤ +1	_ <u>1</u> / 00°℃	Group A subgroups	Device type	Lin	nits	Unit
		unless otherwise sp		oung.oup		Min	Max	-
High level input voltage 2/	V _{IH1}	V _{DD} = +5.25 V dc		1, 2, 3	01	2.0		V
High level input voltage <u>3</u> /	V _{IH2}	V _{DD} = +5.25 V dc		1, 2, 3	01	2.2		V
Low level input <u>2/3/</u> voltage	VIL	V _{DD} = +4.75 V dc		1, 2, 3	01		0.8	v
High level output voltage <u>4</u> /	VOH	V _{DD} = +4.75 V dc, I _{OH} = -2.0 mA	<u>5</u> /	1, 2, 3	01	4.1		V
Low level output voltage <u>4</u> /	VOL	V_{DD} = +4.75 V dc, I_{OL} = 4.0 mA	<u>5</u> /	1, 2, 3	01		0.4	V
High level input <u>6</u> / <u>7</u> / <u>8</u> / current	Iн	V_{DD} = +5.25 V dc, V_{IN} = $V_{DD}MAX$		1, 2, 3	01		10	μA
Low level input current <u>6</u> /	Ι _{ΙL}	V _{DD} = +5.25 V dc, V _{IN} = 0 V		1, 2, 3	01		10	μΑ
Low level input current <u>7</u> /	I _{ILP}	V _{DD} = +5.25 V dc, V _{IN} = 0 V		1, 2, 3	01		150	μΑ
Low level input current <u>8</u> /	I _{ILPx4}	V_{DD} = +5.25 V dc, V_{IN} = 0 V		1, 2, 3	01		600	μΑ
Three state <u>9</u> / <u>10</u> / <u>11</u> / <u>12</u> / leakage current	lozн	V_{DD} = +5.25 V dc, V_{IN} = $V_{DD}MAX$	$V_{DD} = +5.25 \text{ V dc}, \text{ V}_{IN} = 0 \text{ V}$ $V_{DD} = +5.25 \text{ V dc}, \text{ V}_{IN} = 0 \text{ V}$ $V_{DD} = +5.25 \text{ V dc},$		01		10	μA
Three state leakage <u>9</u> / <u>13</u> / current	I _{OZL}	V _{DD} = +5.25 V dc, V _I	N = 0 V	1, 2, 3	01		10	μA
Three state leakage <u>13</u> / current	IOZHP	V_{DD} = +5.25 V dc, V _{IN} = V _{DD} MAX		1, 2, 3	01		350	μA
Three state leakage <u>14</u> / current	IOZLC	V _{DD} = +5.25 V dc, V _I	N = 0 V	1, 2, 3	01		1.5	mA
Three state leakage <u>12</u> / current	IOZLA	V _{DD} = +5.25 V dc, V _I	N = 0 V	1, 2, 3	01		4.2	mA
See footnotes at end of table.								
MICROCIRC	STANDARD MICROCIRCUIT DRAWING			E			5962	2-97506
	DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000			RE	VISION LE	/EL	SHEET	6

Test	Symbol		<u>1/</u>	Group A		Lir	nits	Unit
		-40° C ≤ T _C ≤ +1 unless otherwise sp	becified	subgrou	ps type	Min	Max	-
Three state leakage <u>15</u> / current	IOZLAR	V _{DD} = +5.25 V dc, V _{IN} = 1.5 V dc		1, 2, 3	01		350	μA
Three state leakage <u>10</u> / current	IOZLS	V _{DD} = +5.25 V dc, V _I	N = 0 V	1, 2, 3	01		150	μA
Three state leakage <u>11</u> / current	I _{OZLSx4}	V _{DD} = +5.25 V dc, V _I	N = 0 V	1, 2, 3	01		600	μA
Supply current (internal) <u>16</u> /	IDDIN	t_{CK} = 25 ns, V_{DD} = N	ЛАХ	1, 2, 3	01		3.4	A
Supply current (idle) <u>17</u> /	IDDIDLE	V _{DD} = MAX		1, 2, 3	01		800	mA
Input capacitance	C _{IN}	f = 1 MHz, T _C = +25°C, V _{IN} = 2.5 V dc			01		<u>18</u> /	
Functional tests		See 4.3.1.c		7, 8	01			
Clock Input Timing Require	ments			<u> </u>		<u> </u>		1
CLKIN period	^t CK	See figure 4		9, 10, 1	1 01	25	100	ns
CLKIN width low	^t CKL	_				7		_
CLKIN width high	^t CKH	_				5		
CLKIN rise/fall (0.4 V - 2.0 V)	^t CKRF						3	
Reset Timing Requirement	<u>s</u>							
RESET pulse width low	^t WRST	See figure 4, <u>19</u> /		9, 10, 1	1 01	^{4t} CK		ns
RESET setup before CLKIN	^t SRST					14+DT/2	^t CK	
Interrupts Timing Requirem	nents					1	•	+
RQ2-0 setup before <u>22</u> / CLKIN high	^t SIR	See figure 4, <u>19</u> /		9, 10 ,1	1 01	12+3DT/4		ns
RQ2-0 hold before <u>22</u> / CLKIN high	^t HIR	_					12+3DT/4	_
IRQ2-0 width pulse 23/	^t IPW					^{2+t} CK		
See footnotes at end of table.	+		SIZ	·E		· 		+
MICROCIRC	STANDARD MICROCIRCUIT DRAWING	A				5962-9	962-97506	
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000	1	_	REVISION LE		SHEET			

Test	Symbol	Conditions <u>1</u> / -40°C ≤ T _C ≤ +100)°C su	Group A	Device type	Lim	nits	Unit
		unless otherwise spe	cified			Min	Max	
Timer Switching Characteri	stic							
CLKIN high to TIMEXP	^t DTEX	See figure 4. <u>19</u> /	ę	9, 10, 11	01		16	ns
FLAGS Timing and Switchin	ng Require	ements			· 			<u> </u>
FLAG2-0 _{IN} setup <u>24</u> / before CLKIN high	^t SFI	See figure 4. <u>19</u> /	ç	9, 10, 11	01	8+5DT/16		ns
FLAG2-0 _{IN} hold after <u>24</u> / CLKIN high	^t HFI	-				0-5DT/16		_
F <u>LAG2-0_{IN} delay after</u> 24/ RD/ WR low	^t DWRFI	-					4.5+7DT/16	_
F <u>LAG2-0_{IN} hold after</u> <u>24</u> / RD/ WR deasserted	^t HFIWR	-				0.5		_
FLAG2-0 _{OUT} delay after CLKIN high	^t DFO	-					17	_
FLAG2-0 _{OUT} hold after CLKIN high	^t HFO	-				4		_
CLKIN high to FLAG2-0 _{OUT} enable	^t DFOE	-				3		_
CLKIN high to FLAG2-0 _{OUT}	^t DFOD						15	
Memory Read - Bus Master	Timing an	d Switching Requirem	nents					
Address delay to <u>26</u> / <u>27</u> / data valid	^t DAD	See figure 4. <u>19</u> / <u>25</u> / -	ę	9, 10, 11	01		17.5+DT +W	ns -
RD low to data valid <u>26</u> /	^t DRLD	_					11.5+5DT/8 +W	_
Data hold from address <u>28</u> /	^t HDA	-				1		_
Data hold from RD high 28/	^t HDRH	_				2.5		_
ACK delay from <u>27/ 29</u> / address	^t DAAK	-					13.5+7DT/8 +W	_
ACK delay from RD low <u>28</u> /	^t DSAK						7.5+DT/2	
See footnotes at end of table.	<u> </u>	1			<u> </u>		+W	
	STANDARD		SIZE A				5962-9	97506
MICROCIRC DEFENSE SUPPLY	CENTER O	COLUMBUS		RI	EVISION	EVEL	SHEET	
COLUMBUS, OHIO 43216-5000							·· ·	

Test	Symbol	Conditions <u>1</u> / -40°C ≤ T _C ≤ +100	100°C subgroups		Lim	its	Unit
		unless otherwise spe	cified		Min	Max	
Memory Read - Bus Master	Timing an	d Switching Requiren	nents - Continue	d.			
Address hold after RD high	^t DRHA	See figure 4. <u>19</u> / <u>25</u> /	9, 10, 1	1 01	0 + H		ns
Address to RD low 27/	^t DARL				2+3DT/8		
RD pulse width	^t RW				12.5+5DT/8 +W		_
R <u>D high</u> to WR, RD, DMAGx low	^t RWR				8+3DT/8 <u>+HI</u>		_
Address setup before <u>27</u> / ADRCLK high	t _{SADADC}				0 + DT/4		
<u> Memory Write - Bus Master</u>	r Timing an	<u>d Switching Requiren</u>	nents				
ACK delay from <u>27</u> / <u>29</u> / address selects	^t DAAK	See figure 4. <u>19</u> / <u>25</u> /	9, 10, 1	1 01		13.5+7DT/8 +W	ns
ACK delay from WR <u>29</u> / low	^t DSAK					7.5+DT/2 +W	_
A <u>ddr</u> ess, selects to <u>27</u> / WR deasserted	^t DAWH				16.5+15DT/16 _+W		_
A <u>ddr</u> ess, selects to <u>27</u> / WR low	^t DAWL				2.5+3DT/8		_
WR pulse width	tww				12+9DT/16 <u>+W</u>		_
Data setup before WR high	^t DDWH				5.5+DT/2 +W		_
Address hold after WR deasserted	^t DWHA				-0.5+DT/16 <u>+H</u>		_
D <u>ata</u> disabled after <u>30</u> / WR deasserted	^t DATRWH				0.5+DT/16 <u>+H</u>	6.5+DT/16 +H	
W <u>R high t</u> o WR, RD, DMAGx low	^t WWR				7.5+7DT/16 <u>+H</u>		
D <u>ata</u> dis <u>abl</u> e before WR or RD low	^t DDWR				4+3DT/8 +I		
See footnotes at end of table.		1	 		μ ΤΙ	+	
			SIZE A			5962-9	7506
MICDACIDO	MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000						

	TABLE	I. Electrical performan	ice chara	<u>icteristics</u> - (Continued.			
Test	Symbol	Conditions <u>1</u> / -40° C ≤ T _C ≤ +10	0° C	Group A subgroups	Device type	Lir	nits	Unit
		unless otherwise spe				Min	Max	
Memory Write - Bus Master	Timing an	d Switching Require	ments -	Continued.				
WR low to data enabled	^t WDE	See figure 4. <u>19</u> / <u>25</u> /	/	9, 10, 11	01	-1.5+DT/16		ns
Address, selects to <u>27</u> / ADRCLK high	t _{SADADC}					-0.5 + DT/4		
Synchronous Read/Write -	Bus Master	Timing and Switchir	ng Requ	irements		1	1	1
Data setup before CLKIN	^t SSDATI	See figure 4. <u>19</u> / <u>25</u> /	/	9, 10, 11	01	3 + DT/8		ns
Data hold after CLKIN	^t HSDATI					3.5 - DT/8		
ACK dela <u>y aft</u> er <u>27</u> / <u>29</u> / <u>add</u> re <u>ss, M</u> Sx, SW, BMS	^t DAAK						13.5+7DT/8 +W	
ACK setup before CLKIN 29/	^t SACKC					6.5 + DT/4		
ACK hold after CLKIN	^t HACKC					-1 - DT/4		
Address, MSx, BMS, SW, <u>27</u> / delay after CLKIN	^t DADRO						8 - DT/8	
Address, MSx,BMS,SW, <u>27</u> / hold after CLKIN	^t HADRO					-1 - DT/8		
PAGE delay after CLKIN	^t DPGC					9 + DT/8	17 + DT/8	
RD high delay after CLKIN	^t DRDO					-2 - DT/8	5 - DT/8	
WR high delay after CLKIN	^t DWRO					-3 - 3DT/16	5 - 3DT/16	
RD / WR low delay after CLKIN	^t DRWL					8 + DT/4	13.5 + DT/4	
Data delay after CLKIN	t _{SDDATO}						20.5+5DT /16	
See footnotes at end of table.								
STAI MICROCIRC	NDARD UIT DRAW	ING		IZE A			5962-97	7506
DEFENSE SUPPLY COLUMBUS, (F	REVISION	LEVEL	SHEET 10	

	TABLE	I. Electrical performa	ance chara	<u>acteristics</u> - (Continued.			1
Test	Symbol	-40°C ≤ T _C ≤ +1	<u>1</u> / 00° C	Group A subgroups	Device type	Lir	nits	Unit
		unless otherwise s	•			Min	Max	
Synchronous Read/Write -	Bus Master				Continued	3.		1
Data disable after CLKIN <u>30</u> /	^t DATTR	See figure 4. <u>19</u> / 2	<u>25</u> /	9, 10, 11	01	0 - DT/8	8 - DT/8	ns
ADRCLK delay after CLKIN	t _{DADCCK}	_				4 + DT/8	11 + DT/8	
ADRCLK period	^t ADRCK	_				^t CK		
ADRCLK width high	t _{ADRCKH}	_				(t _{CK} /2 - 2)		
ADRCLK width low	t _{ADRCKL}					(t _{CK} /2 - 2)		
Synchronous Read/Write -	Bus Slave	Timing and Switchin	ng Requi	rements			т 	т
Address, SW setup before CLKIN	^t SADRI	See figure 4. <u>19</u> / <u>;</u>	<u>25</u> /	9, 10, 11	01	15 + DT/2		ns
Address, SW hold before CLKIN	^t HADRI						5 + DT/2	
RD / WR low setup <u>31</u> / before CLKIN	^t SRWLI	_				9.5+5DT/16		
RD / WR low hold after CLKIN	^t HRWLI	_				-3 - 5DT/16	8 + 7DT/16	
RD / WR pulse high	^t RWHPI					3		
Data setup before WR high	^t SDATWH					5.5		
Data hold after WR high	t _{HDATWH}					1.5		
Data delay after CLKIN	t _{SDDATO}						20+5DT/16	
Data disable after CLKIN <u>30</u> /	t _{DATTR}	_				0 - DT/8	8 - DT/8	
A <u>CK</u> delay after address <u>32</u> / _SW	t _{DACKAD}	_					10	
ACK disable after CLKIN <u>32</u> /	^t ACKTR					-1 - DT/8	7 - DT/8	
See footnotes at end of table.								r
	STANDARD MICROCIRCUIT DRAWING			IZE A			5962-97	7506
DEFENSE SUPPLY COLUMBUS, (F	REVISION I	LEVEL	SHEET 11	

Test	Symbol	Condit -40°C ≤ T	:ions ≤ +10	Group A		Device type	Liı	mits	Unit
			C ≤ +100° C rwise specified				Min	Max	
Multiprocessor Bus Reque	st and Host	Request Tim	ing and	I Switch	ing Require	ments	· 		
HBG low to RD/WR/CS, valid	t _{HBGRCSV}	See figure 4.	<u>19</u> / <u>2</u>	<u>25</u> /	9, 10, 11	01		19.5+5DT/4	ns
HBR setup before <u>34</u> / CLKIN	^t SHBRI						20+3DT/4		_
HBR hold before <u>34</u> / CLKIN	^t HHBRI							14+3DT/4	_
HBG setup before CLKIN	^t SHBGI						13+DT/2		_
HBG hold before CLKIN high	^t HHBGI							5.5+DT/2	_
BRx, CPA setup before <u>35</u> / _CLKIN high	^t SBRI						13+DT/2		_
BRx, CPA hold before CLKIN high	^t HBRI							6+DT/2	_
RPBA setup before CLKIN	^t SRPBAI						20+3DT/4		_
RPBA hold before CLKIN	^t HRPBAI							12+3DT/4	_
HBG delay after CLKIN	^t DHBGO							8 - DT/8	_
HBG hold after CLKIN	^t HHBGO						-2 - DT/8		_
BRx delay after CLKIN	^t DBRO							8 - DT/8	_
BRx hold after CLKIN	^t HBRO						-2 - DT/8		_
CPA low delay after CLKIN	^t DCPAO							9 - DT/8	_
CPA disable after CLKIN	^t TRCPA						-2 - DT/8	5.5 - DT/8	
See footnotes at end of table									
	STANDARD MICROCIRCUIT DRAWING		IZE A			5962-9	7506		
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000				F	EVISION	LEVEL	SHEET		

Test	Symbol	Condit -40°C ≤ T (ງ ≤ +10	<u>1/</u>)0° C	Group A subgroups	Device type	Lin	nits	Unit
		unless other	•				Min	Max	
Multiprocessor Bus Reques	t and Host	Request Timi	ing and	d Switch	ing Require	ments - 0	Continued.		
REDY (O/ <u>D)</u> or (A/ <u>D) 36</u> / low from CS and HBR low	^t DRDYCS	See figure 4.	<u>19</u> / <u>2</u>	<u>5</u> /	9, 10, 11	01		9.5	ns
REDY (O/D) disable or <u>36/</u> REDY (A/D) high from HBG	^t TRDYHG						44+27DT/16		_
R <u>ED</u> Y (<u>A/D</u>) disable from <u>36</u> / _CS or HBR high	^t ARDYTR							11	
Asynchronous Read Cycle	Timing and	Switching Re	equirer	<u>ments (</u> F	lost to Devi	ce type 0)1)		
Address <u>.se</u> tup/CS low <u>37</u> / before RD low	^t SADRDL	See figure 4.	<u>19</u> / <u>2</u>	<u>5</u> /	9, 10, 11	01	0.5		ns
Address h <u>old</u> /CS hold _low after RD	t _{HADRDH}						0.5		_
RD/WR high width	^t WRWH						6		
RD high delay after REDY _(O/D) disable	t _{DRDHRDY}						0.5		
RD high delay after REDY (A/D) disable	t _{DRDHRDY}						0.5		
Data valid before REDY _disable from low	t _{sdatrdy}						1.5		
REDY (O/D) <u>or (</u> A/D) low <u>delay after RD low</u>	t _{DRDYRDL}							11	
REDY (O/D) or (A/D) low _pulse width for read	t _{RDYPRD}						45 + DT		
Data disable after RD high	t _{HDARWH}						1.5	9	
Asynchronous Write Cycle	Timing and	d Switching Re	equire	ments (H	lost to Devi	ce type ()1)		
CS low setup before WR low	t _{SCSWRL}	See figure 4.	<u>19</u> / <u>2</u>	<u>5</u> /	9, 10, 11	01	0.5		ns
CS low hold after WR high	^t HCSWRH						0.5		
Address setup before WR high	^t SADWRH						5.5		
See footnotes at end of table.				S	IZE				
MICROCIRC	STANDARD MICROCIRCUIT DRAWING				A			5962-9	97506
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000			1		EVISION		1		

Test	Symbol	Conditio -40° C ≤ T _C	; ≤ +100°C	Group A subgroup	Device s type	Lir	nits	Unit
		unless otherw	•			Min	Max	
Asynchronous Write Cycle	Timing and	<u>l Switching Re</u>	quiremen	ts (Host to Dev	vice type (01) - Continue	ed.	
Address hold after WR high	^t HADWRH	See figure 4.	<u>19</u> / <u>25</u> /	9, 10, 11	01	2.5		ns
WR low width	^t WWRL					7		_
RD/WR high width	^t WRWH					6		
WR high delay after REDY (O/D) or (A/D) disable	t _{dwrhrdy}					0.5		
Data setup before WR high	^t SDATWH					5.5		
Data hold after WR high	^t HDATWH					1.5		
REDY (O/D) <u>or (A/D</u>) low delay after WR/CS low	t _{DRDYWRL}						11	_
REDY (O/D) or (A/D) low pulse width for write	t _{RDYPWR}					15		_
REDY (O/D) or (A/D) disable to CLKIN	t _{SRDYCK}					1+7DT/16	9+7DT/16	
<u> Three State Timing - (Bus M</u>	<u>laster, Bus</u>	<u>Slave, HBR, S</u>	<u>BTS) Timi</u>	ng and Switch	<u>ing Requi</u>	rements		
SBTS setup before CLKIN	^t STSCK	See figure 4.	<u>19</u> / <u>25</u> /	9, 10, 11	01	12 + DT/2		ns
SBTS hold before CLKIN	^t HTSCK						6 + DT/2	_
Address/select enable after CLKIN	^t MIENA					-1.5 - DT/8		_
Strobes enable after <u>38</u> / CLKIN	^t MIENS					-2 - DT/8		_
HBG enable after CLKIN	^t MIENHG					-1.5 - DT/8		_
Address select/disable after CLKIN	^t MITRA						1 - DT/4	
See footnotes at end of table.		,			. —			. –
See roothotes at end of table.								
	NDARD	ING		SIZE A			5962-9	7506
MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000					REVISION		SHEET	

Test	Symbol	Conditions <u>1</u> -40°C ≤ T _C ≤ +10	0° C	Group A subgroups	Device type	Lin	nits	Unit
		unless otherwise sp				Min	Max	
<u> Three State Timing - (Bus N</u>	laster, Bus	Slave, HBR, SBTS)	Timing a	and Switchi	ng Requi	ements - Co	ntinued.	
Strobes disable after <u>38</u> / CLKIN	^t MITRS	See figure 4. <u>19</u> / <u>2</u>	<u>5</u> /	9, 10, 11	01		2 - DT/4	ns
HBG disable after CLKIN	^t MITRHG						3.0 - DT/4	_
Data enable after CLKIN <u>39</u> /	^t DATEN					9 + 5DT/16		
Data disable after CLKIN <u>39</u> /	^t DATTR					0 - DT/8	8 - DT/8	_
ACK enable after CLKIN <u>39</u> /	^t ACKEN					7.5 + DT/4		_
ACK disable after CLKIN <u>39</u> /	^t ACKTR					-1 - DT/8	7 - DT/8	_
ADRCLK enable after <u>39</u> / CLKIN	^t ADCEN					-2 - DT/8		_
ADRCLK disable after <u>39</u> / CLKIN	^t ADCTR						9 - DT/4	_
Memory interfac <u>e</u> <u>40</u> / disable before HBG low	^t MTRHBG					-0.5 + DT/8		_
Memory interf <u>ace 40</u> / enable after HBG low	^t MENHBG	- De maine en ce				18.5 + DT		
DMA Handshake Timing an								
DMARx low setup <u>41</u> / before CLKIN	^t SDRLC	See figure 4. <u>19</u> / <u>2</u>	<u>5</u> /	9, 10, 11	01	5		ns
DMARx high setup <u>41</u> / before CLKIN	^t SDRHC					5		-
DMARx width low (nonsynchronous)	^t WDR					6		-
D <u>ata setu</u> p after <u>42</u> / DMAGx low	t _{SDATDGL}						9.5 + 5DT/8	_
Data hold after DMAGx	t _{HDATIDG}					2.5		
See footnotes at end of table.								
	NDARD SUIT DRAW	ING		IZE A			5962-97	7506
MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000				F	REVISION	LEVEL	SHEET	

Test	Symbol	Conditions -40°C ≤ T _C ≤	+100° C	Group A subgroups	Device type	Lir	nits	Unit
DMA Handshake Timing an	d Switching	unless otherwise	e specified			Min	Max	
D <u>ata valid</u> after <u>42</u> /		See figure 4. <u>19</u>		9, 10, 11	01		15.5+7DT/8	ns
DMAGx high	^t DMARLL					23.5+7DT/8		-
edge DMAGx width high	t _{DMARH}					6		_
DMAGx low delay after CLKIN	^t DDGL					9 + DT/4	16 + DT/4	-
DMAGx high width	^t WDGH					6 + 3DT/8		-
DMAGx low width	^t WDGL					12 + 5DT/8		
DMAGx high delay after CLKIN	^t HDGC					-2 - DT/8	7 - DT/8	_
D <u>ata valid</u> before <u>43</u> / DMAGx high	t _{VDATDGH}					7.5+9DT/16		_
D <u>ata disa</u> ble after <u>30</u> / DMAGx high	t _{DATRDGH}					-0.5	8	_
WR low before DMAGx low	^t DGWRF					-0.5	2.5	_
DMAGx low before WR high	^t DGWRH					9.5+5DT/8 <u>+W</u>		_
WR high before DMAGx high	^t DGWRR					0.5 + DT/16	3.5 + DT/16	_
RD low before DMAGx low	^t DGRDF					-0.5	2	_
RD low before DMAGx high	^t DRDGH					10.5+9DT <u>/16+</u> W		_
RD high before DMAGx high	^t DGRDR					-0.5	3.5	_
D <u>MAGx</u> high to WR, RD, DMAG low See footnotes at end of table.	^t DGWR					4.5+3DT/8 +HI		
			S	IZE				
STA MICROCIRO DEFENSE SUPPLY				A			5962-9	7506
COLUMBUS, (F	REVISION	LEVEL	SHEET	

Test	Symbol	Conditi -40°C	<u>_</u> ≤ +10	0° C	Group A subgroups	Device type	Lir	nits	Unit
		unless other	-				Min	Max	
DMA Handshake Timing an	d Switching	<u> Requiremen</u>	<u>ts - Co</u>	ntinued.					
A <u>ddress/</u> select valid to DMAGx high	^t DADGH	See figure 4.	<u>19</u> / <u>2</u>	<u>5</u> /	9, 10, 11	01	16.5 + DT		ns
A <u>ddress/</u> select hold after DMAGx high							-1		
Link Ports: 1 times Clock S	Speed Opera	ation, Receive	<u>e limin</u>	ig and S	witching Re	quiremer	nts		
Data setup before LCLK low	^t SLDCL	See figure 4.	<u>19/</u> 2	<u>5</u> /	9, 10, 11	01	3		ns
Data hold after LCLK low	^t HLDCL						3		_
LCLK period (1 x operation)	^t LCLKIW						^t CK		
LCLK width low	t _{LCLKRWL}						6		
LCLK width high	t _{LCLKRWH}						5		
LACK high delay after CLKIN high	^t DLAHC						18 + DT/2	29.5+DT/2	
LACK low delay after <u>44</u> / CLKIN high	^t DLALC						-3	14	_
LACK enable from CLKIN	^t ENDLK						5 + DT/2		
LACK disable from CLKIN	^t TDLK							21 + DT/2	
Link Ports: 1 times Clock S	Speed Opera	ation, Transm	<u>it Timi</u> ı	ng and S	witching Re	quireme	nts	· 	1
LACK setup before LCLK high	^t SLACH	See figure 4.	<u>19</u> / <u>2</u>	<u>5</u> /	9, 10, 11	01	19.5		ns
LACK hold after LCLK high	^t HLACH						-7		_
LCLK delay after CLKIN (1 x operation)	^t DLCLK							17.5	_
Data delay after LCLK high	^t DLDCH							2.5	
See footnotes at end of table		ł				+	.	+	
MICROCIRC					IZE A			5962-9	7506
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000				R	EVISION	LEVEL	SHEET		

Test	Symbol	Conditio -40°C ≤ T	;≤+	100° C	Group A subgroups	Device type	Li	mits	Unit
		unless other	wise	specified			Min	Max	
Link Ports: 1 times Clock S	peed Opera	ation, Transmi	it Tin	ning and S	witching R	equireme	nts - Contin	ued.	
Data hold after LCLK high	^t HLDCH	See figure 4.	<u>19</u> /	<u>25</u> /	9, 10, 11	01	-3		ns
LCLK width low	^t LCLKTWL						(t _{Ck} /2) - 2	$(t_{Ck}/2) + 2$	
LCLK width high	t _{LCLKTWH}						(t _{Ck} /2) - 2	$(t_{Ck}/2) + 2$	
LCLK low delay after LACK high	t _{DLACLK}						$(t_{Ck}/2) + 8.5$	(3*t _{Ck} /2) +18.5	
LDAT, LCLK enable after CLKIN	^t ENDLK						5 + DT/2		_
LDAT, LCLK disable after _CLKIN	^t TDLK							21 + DT/2	
Link Port Service Request	Interrupts:	1 times and 2	time	es Speed (Operation T	iming Re	quirements	1	+
LACK/LCLK setup <u>45</u> / before CLKIN low	^t SLCK	See figure 4.	<u>19</u> /	<u>25</u> /	9, 10, 11	01	10		ns
LACK/LCLK hold after <u>45</u> / _CLKIN low	^t HLCK						2		
Link Ports: 2 times Speed (Operation, I	Receive Timin	ng ar	nd Switchin	ng Require	nents			<u> </u>
Data setup before LCLK low	^t SLDCL	See figure 4.	<u>19</u> /	<u>25</u> /	9, 10, 11	01	2.25		ns
Data hold after LCLK low	^t HLDCL						2.25		_
LCLK period (2 x operation)	^t LCLKIW						tCK/2		_
LCLK width low	t _{LCLKRWL}						5		_
LCLK width high	t _{LCLKRWH}						5		_
LACK high delay after CLKIN high	^t DLAHC						18 + DT/2	29.5+DT/2	_
LACK low delay after <u>44</u> / CLKIN high	^t DLALC						6	17.5	
See footnotes at end of table.									
MICROCIRC	-	-			ZE A			5962-9	7506
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000				F	REVISION	LEVEL	SHEET 18		

Test	Symbol	Conditions -40°C ≤ T _C ≤ +		Group A subgroups	Device type	Li	mits	Unit
		unless otherwise	specified			Min	Max	
Link Ports: 2 times Speed (Operation,	<u> Transmit Timing ar</u>	nd Switchi	ng Require	ements			
LACK setup before LCLK _high	^t SLACH	See figure 4. <u>19</u> /	<u>25</u> /	9, 10, 11	01	19.5		ns
LACK hold after LCLK high	^t HLACH					-7.5		_
LCLK delay after CLKIN (2 x operation)	^t DLCLK						9	
Data delay after LCLK high	^t DLDCH						2.5	
Data hold after LCLK high	^t HLDCH					-2		
LCLK width low	^t LCLKTWL					(t _{Ck} /4) - 1.25	(t _{Ck} /4) + 1.25	
LCLK width high	t _{LCLKTWH}					(t _{Ck} /4) - 1.25	(t _{Ck} /4) + 1.25	
LCLK low delay after LACK high	t _{DLACLK}					$(t_{Ck}/4) + 9$	(3* t _{Ck} /4) +17.5	
Serial Ports: External Clock	Timing Re	quirements						
TFS/RFS setup before <u>46</u> / TCLK/RCLK	^t SFSE	See figure 4. <u>19</u> /	<u>25</u> /	9, 10, 11	01	4		ns
TFS/RFS hold after <u>46</u> / <u>47</u> / _TCLK/RCLK	^t HFSE					4.5		_
Receive data setup <u>46</u> / _before RCLK	^t SDRE					2		_
Receive data hold <u>46</u> / after RCLK	^t HDRE					4.5		_
TCLK/RCLK width	^t SCLKW					10		_
TCLK/RCLK period	^t SCLK					tСК		
See footnotes at end of table.								
MICROCIRC				ZE A			5962-9	7506
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000				F	REVISION	LEVEL	SHEET	

Test	Symbol	Conditions -40° C ≤ T _C ≤		Group A subgroups	Device type	Li	mits	Unit
Serial Ports: Internal Clock	Timing Re	unless otherwise	e specified	Subgroups	type	Min	Мах	
TFS setup before TCLK; <u>46</u> / RFS setup before RCLK	tSFSI	See figure 4. <u>19</u>	/ <u>25</u> /	9, 10, 11	01	8		ns
TFS/RFS hold after <u>46</u> / <u>47</u> / TCLK/RCLK	^t HFSI					1		
Receive data setup <u>46</u> / before RCLK	^t SDRI					3		
Receive data hold <u>46</u> / after RCLK						3		
Serial Ports: External or Int	ernal Cloci	<u>k Switching Requ</u>	irements	1	1	1		
RFS delay after RCLK <u>48</u> / (internally generated RFS)	^t DFSE	See figure 4. <u>19</u>	/ <u>25</u> /	9, 10, 11	01		14	ns
RFS hold after RCLK <u>48</u> / (internally generated RFS)	^t HOFSE	. Do muino monto				3		
Serial Ports: External Clock	Switching	Requirements						
TFS delay after TCLK <u>48</u> / (internally generated TFS)	^t DFSE	See figure 4. <u>19</u>	/ <u>25</u> /	9, 10, 11	01		14	ns
TFS hold after TCLK <u>48</u> / (internally generated TFS)	^t HOFSE					3		
Transmit data delay <u>48</u> / after TCLK	^t DDTE						17	
Transmit data hold <u>48</u> / _after TCLK	^t HDTE					4.5		
Serial Ports: Internal Clock	Switching	Requirements			1			
TFS delay after TCLK <u>48</u> / (internally generated TFS)	^t DFSI	See figure 4. <u>19</u>	/ <u>25</u> /	9, 10, 11	01		5	ns
TFS hold after TCLK <u>48</u> / (internally generated TFS)	^t HOFSI					-1.5		
Transmit data delay <u>48</u> / _after TCLK	^t DDTI						8	
Transmit data hold <u>48</u> / after TCLK	^t HDTI					0		
TCLK/RCLK width	^t SCLKIW					(SCLK/2)-2	(SCLK/2)+2.5	
See footnotes at end of table.					-			ļ
	NDARD	ING	S	GIZE A			5962-97	7506
MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000				F	EVISION	LEVEL	SHEET 20	

Test	Symbol	Conditions <u>^</u> -40° C ≤ T _C ≤ +10		Group A subgroups	Device type	Li	mits	Unit
		unless otherwise sp	pecified			Min	Max	
Serial Ports: Enable and Th								
Data enable from <u>48</u> / external TCLK	^t DDTEN	See figure 4. <u>19</u> / <u>2</u>	<u>25</u> /	9, 10, 11	01	4.0		ns _
Data disable from <u>48</u> / external TCLK	^t DDTTE	-					11.5	_
Data enable from <u>48</u> / _internal_TCLK	^t DDTIN	_				0		_
Data disable from <u>48</u> / internal TCLK	^t DDTTI	_					3	_
TCLK/RCLK delay from CLKIN	^t DCLK	_					24 + 3DT/8	_
SPORT disable after CLKIN	^t DPTR						18	
Serial Ports: External Late	Frame Syr	c Switching Require	ements					
Data delay from late <u>49</u> / external TFS or RFS with <u>MCE = 1, MFD = 0</u>	^t DDTLFSE	See figure 4. <u>19</u> / <u>2</u>	<u>25</u> /	9, 10, 11	01		12.5	ns
Data enable from late $\frac{49}{5}$	t _{DDTENFS}					2.5		
JTAG Test Access Port Em	ulatiom Ti	ning and Switching	Require	nents				
TCK period	^t TCK	See figure 4. <u>19</u> /		9, 10, 11	01	^t CK		ns
TDI, TMS, setup before _TCK high	^t STAP	-				5		_
TDI, TMS, hold after _TCK high	^t HTAP	-				6		_
Systems inputs setup 50/ _before TCK low	tSSYS	-				7.5		_
Systems inputs hold <u>50</u> / <u>after TCK low</u> See footnotes at end of table	^t HSYS					20.5		
STANDARD MICROCIRCUIT DRAWING				IZE A			5962-9	7506
MICROCIRC	CUIT DRAW	ING		-				

Test	Symbol	Conditie -40° C ≤ T _C	ons <u>1</u> / : ≤ +100°C	Group A subgroups	Device type	Lin	nits	Unit
		unless otherw	vise specified			Min	Max	
JTAG Test Access Port En	ulatiom Tir	ning and Switc	<u>hing Requirer</u>	nents - Cont	tinued.			1
TRST pulse width	^t TRSTW	See figure 4.	<u>19</u> /	9, 10, 11	01	^{4t} CK		ns
TD0 delay from TCK low before TCK low	^t DTDO						14	_
Systems outputs delay <u>51</u> / _after TCK low	^t DSYS						19.5	

FLAGy2, HBG, CSy, DMAR1, DMAR2, BR6-1, RPBA, CPAy, TFS0, TFSy1, RFS0, RFSy1, LyxDAT3-0, LyxCLK, LyxACK, EBOOTA, LBOOTA, EBOOTBCD, LBOOTBCD, BMSA, BMSBCD, TMS, TDI, TCK, HBR, DR0, DRv1, TCLK0, TCLKv1, RCLK0, RCLKy1.

Applies to input pins: CLKIN, RESET, TRST. 3/

Applies to output and bidirectional pins: DATA47-0, ADDR31-0, MS3-0, RD, WR, PAGE, ADRCLK, SW, ACK, FLAGy0, 4/ FLAG1, FLAGv2, TIMEXPv, HBG, REDY, DMAG1, DMAG2, BR6-1, CPAv, DTO, DTv1, TCLK0, TCLKv1, RCLK0, RCLKy1, TFS0, TFSy1, RFS0, RFSy1, LyxDAT3-0, LyxCLK, LyxACK, BMSA, BMSBCD, TDO, EMU.

- <u>5</u>/
- See "output drive curr<u>ents"</u> f<u>or typ</u>ical drive current capabilities. Applies to input pins: <u>SBTS, I</u>RQy2-0, HBR, CSy, DMAR1, DMAR2, RPBA, EBOOTA, LBOOTA, EBOOTBCD, 6/ LBOOTBCD, CLKIN, RESET, TCK.
- <u>7</u>/ Applies to input pins with internal pull-ups: TRST, TMS.
- Applies to bussed input pins with internal pull-ups: DR0, DRy1, TDI 8/

9/ Applies to three statable pins: DATA47-0, ADDR31-0, MS3-0, RD, WR, PAGE, ADRCLK, SW, ACK, FLAGy0, FLAG1, FLAGy2, HBG, REDY, DMAG1, DMAG2, BMSA, BMSBCD, TDO, EMU. (Note that ACK is pulled up internally with a 2 $k\Omega$ resistor during reset in a multiprocessor system, when ID2-0 = 001 and another single processor is not requesting bus mastership. HBG and EMU are not tested for leakage current.

- 10/ Applies to three statable pins with internal pull-ups: DTy1, TCLKy1, RCLKy1.
- 11/ Applies to bussed three statable pins with internal pull-ups: DT0, TCLK0, RCLK0. Indiviual signal s tested to limit of 150 µA at die level.
- 12/ Applies to ACK pin when pulled up.
- 13/ Applies to three statable pins with internal pull-downs: LyxDAT, LyxCLK, LyxACK.
- 14/ Applies to CPAy pin.
- 15/ Applies to ACK pin when keeper latch enabled. (Note that ACK is pulled up internally with a 2 k Ω resistor during reset in a multiprocessor system, when ID2-0 = 001 and another like device type is not requesting bus mastership.
- 16/ Applies to VDD pins. Conditions of operation: each processor executing radix-2 FFT butterfly with instruction in cache, one data operand fetched from cache each internal memory block, and one DMA transfer occurring form/to internal memory at t CK = 25 ns.
- 17 Applies to V_{DD} pins. Idle denotes like device type state during execution of IDLE instruction.
- 18/ Nominal value of 15 pF derived through RC measurement.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-97506
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 22

TABLE 1. Electrical performance characteristics - Continued.

- 19/ Timing test limits are target limits for the module, based on calculated predictions only. The module is 100% production tested, and the test limits are guaranteed by design/analysis, and characterization testing (at T_A = 25° C) of the individual discrete mircocontrollers. The limits shown are based on a CLKIN frequency of 40 MHz. DT is the difference between the actual CLKIN period and a CLKIN period of 25 ns: $DT = t_{CK} - 25$ ns. Link and serial ports: all are 100% tested at die level, 100% AC tested at module level, then link and serial ports are DC tested at module level.
- 20/ Applies after the power-up sequence is complete. At power-up, the processor's internal phase-locked loop requires no more than 2000 CLKIN cycles while RESET is low, assuming stable VDD and CLKIN (not including start-up time of external oscillator).
- 21/ Only required if multiple microcontrollers must come out of reset synchronous to CLKIN with program counters (PC) equal (i. e. for a SIMD system). Not required for multiple microcontrollers communicating over the shared bus (through the external port), because the bus arbitration logic synchronizes it self automatically after reset.
- Only required for IRQx recognition in the following cycle. <u>22</u>/
- 23/ Applies only if t_{SIR} and t_{HIR} requirements are not met.
- 24/ Flag inputs meeting these setup and hold times will affect conditional instructions in the following instruction cycle.
- 25/ W = (number of wait states specified in WAIT register) times t_{CK}. HI = t_{CK} (if an address hold cycle or bus idle cycle occurs, as specified in WAIT register; otherwise HI = 0). H = t_{CK} (if an address hold cycle occurs as specified in WAIT register; otherwise H = 0). I = t_{CK} (if bus idle cycle occurs, as specified in WAIT register; otherwise I = 0). 26/ Data delay/setup: User must meet t_{DAD} or t_{DRLD} or synchronous specification t_{SSDATI} .
- 27/ For MSx, SW, and BMS, the falling edge is referenced.
- Data hold: User must meet t_{HDA} or t_{HDRH} or synchronous specification t_{HDATI}. To determine system hold time, the data output hold time in a particular system, first calculate t_{DECAY} = $C_L \Delta V / I_L$. Choose ΔV to be the difference between the microcontroller's output voltage and the input threshold for the device requiring the hold. Typical ΔV is 0.4 28/ volt. CL is the total bus capacitance (per data line), and L is the total leakage or three state current (per data line). The hold time will be tDECAY plus the minimum disable time (i. e. tHDWD for the write cycle).
- 29/ ACK delay/setup: User must meet t_{DSAK} or t_{DAAK} or synchronous specification t_{SACKC} . 30/ To determine system hold time, the data output hold time in a particular system, first calculate $t_{DECAY} = C_L \Delta V / I_L$. Choose ΔV to be the difference between the microcontroller's output voltage and the input threshold for the device requiring the hold. Typical ΔV is 0.4 volt. C₁ is the total bus capacitance (per data line), and μ is the total leakage or three state current (per data line). The hold time will be tDECAY plus the minimum disable time (i. e. tHDWD for the write cycle).
- tSRWLI(min) = 9.5 + 5DT/16, when multiprocessor memory space wait state (MMSWS bit in WAIT register) is disabled; 31/ when MMSWS is enabled, $t_{SRWLI}(min) = 4 + DT/8$. t_{DACKAD} is true only if the address and SW inputs have setup times (before CLKIN) greater than 10.5 + DT/8 and less
- <u>32</u>/ than 18.5 + 3DT/4. If the address and SW inputs have setup times greater than 19 + 3DT/4, then ACK is valid 15 + DT/4 (max) after CLKIN. A slave that sees an address with a M field match will respond with ACK reguardless of the state of MMSWS or strobes. A slave will three state A<u>CK</u> every cycle with t_{ACKTR}. 33/ For first asynchronous access after H<u>BR</u> and CS asserted, ADDR 31-0 must be a non-MMS value 1/2t_{CK} before RD or
- WR goes low or by tHBGRCSV after HBG goes low. This is easily accomplished by driving an upper address signal high when HBG is asserted.
- 34/ Only required for recognition in the current cycle.
- 35/ CPA assertion must meet the setup to CLKIN; deassertion does not need to meet the setup to CLKIN.
- (O/D) = open drain, (A/D) = active drain.36/
- Not required if RD and address are valid tHBGRCSV after HBG goes low. For first access after HBR asserted, ADDR 31-0 must be a non-MMS value 1/2tCK before RD or WR goes low or by tHBGRCSV after HBG goes low. This is easily <u>37</u>/ accomplished by driving an upper address signal high when HBG is asserted. For address bits to be driven during asynchronous host accesses, see QML manufacturer.
- 38/ Strobes = RD, WR, SW, PAGE, and DMAG.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-97506
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 23

- 39/ In addition to bus master transition cycles, these specifications also apply to bus master and bus slave synchronous read/write.
- 40/ Memory interface = Address, RD, WR, MSx, SW, HBG, PAGE, DMAGx, and BMS (in EPROM boot mode).
- 41/ Only required for recognition in the current cycle.
- 42/ t_{SDATDGL} is the data setup requirement if DMARx is not being used to hold off completion of a write. Otherwise, if DMARx low holds off completion of the write , the data can be driven t_{DATDRH} after DMARx is brought high.
- 43/ typatnorm is valid if DMARx is not being used to hold off completion of a read. If DMARx is used to prolong the read, then tVDATDGH = $8 + 9DT/16 + (n * t_{CK})$ where "n" equals the number of extra cycles that the access is prolonged.
- 44/ LACK will go low with tDLALC relative to rising edge of LCLK after first nibble is received. LACK will not go low if the receivers link buffer is not about to fill.
- 45/ Only required for interrupt recognition in the current cycle.
- 46/ Reference to sample edge.
- 47/ RFS hold after RCK when MCE = 1, MFD = 0 is 0.5 ns minimum from drive edge. TFS hold after TCK for late external TFS is 0.5 ns minimum from drive edge.
- 48/ Reference to drive edge.
- 49/ MCE = 1, TFS enable and TFS valid follow_tDDTLFSE and_tDDTENFS.
 50/ System inputs = DATA47-0, ADDR31-0, RD, WR, ACK, SBTS, SW, HBR, HBG, CS, DMAR1, DMAR2, BR6-1, RPBA, IRQ2-0, FLAG2-0, DR0, DR1, TCLK0, TCLK1, RCLK0, RCLK1, TFS0, TFS1, RFS0, RFS1, LxDAT3-0, LxCLK, LxACK, EBOOT, LBOOT, BMS, CLKIN, RESET.
- 51/ System outputs = DATA47-0, ADDR31-0, MS3-0, RD, WR, ACK, PAGE, ADRCLK, SW, HBG, REDY, DMAG1, DMAG2, BR6-1, CPA, FLAG2-0, TIMEXP, DT0, DT1, TCLK0, TCLK1, RCLK0, RCLK1, TFS0, TFS1, RFS0, RFS1, LxDAT3-0, LxCLK, LxACK, BMS.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-97506
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 24

Case outline X. - D/E -D1/E1-D2/E2 -D6/E6 | D4/E4 Δ ✐ Ð .015 × 45° 3 PLS Α2 30° 2 RĔF 232 154 D3/E3 D5/E5 b 308 78 .040 × 45°— INDEX CORNER O Φ - A1 FIGURE 1. Case outline(s). SIZE STANDARD 5962-97506 Α **MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS REVISION LEVEL** SHEET COLUMBUS, OHIO 43216-5000 25

Symbol	Millimeters		Inches		
	Min	Max	Min	Max	
А		4.06		0.160	
A1	2.11	2.57	0.083	0.101	
A2	0.08	0.33	0.003	0.013	
b	0.15	0.25	0.006	0.010	
с	0.10	0.17	0.004	0.0065	
D/E		77.47		3.050	
D1/E1	75.95	76.45	2.990	3.010	
D2/E2	68.96	69.72	2.715	2.745	
D3/E3	57.66	59.18	2.270	2.330	
D4/E4	51.77	52.37	2.038	2.062	
D5/E5	47.88	48.13	1.885	1.895	
D6/E6	8.38	8.89	0.330	0.350	
е	0.64 BSC		0.02	5 BSC	
J		0.89		0.035	

Case outline X - Continued.

NOTES:

- 1. The U.S. preferred system of measurement is the metric SI. This item was designed using inch-pound units of measurement. In case of problems involving conflicts between the metric and inch-pound units, the inch-pound units shall rule.
- 2. Pin numbers are for reference only.

FIGURE 1. Case outline(s) - Continued.


STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-97506
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 26


Device type		01							
Case Ferminal number	outline Terminal symbol	Terminal number	Terminal symbol	Terminal number	-	rminal mbol	Terminal number	_	minal mbol
$\begin{array}{c}1\\2\\3\\4\\5\\6\\7\\8\\9\\10\\11\\12\\13\\14\\15\\16\\17\\18\\19\\20\\21\\22\\23\\24\\25\\26\\27\\28\\29\\30\\31\\32\\33\\34\\35\\36\\37\\38\\39\\40\\41\\42\\43\\44\end{array}$	WR RD GND CSA CSD CSD CSD GND HBG REDY ADRCLK VDD RFS0 RCLK0 DT0 GND CPAA CPAB CPAC CPAD VDD RFSA1 RCLKA1 DRA1 TFSA1 TCLKA1 DRA1 TFSB1 TCLKB1 DRB1 RFSB1 TCLKB1 DRB1 TFSB1 TCLKB1 DRB1 TSB1 CLKB1 TFSC1 RCLKC1 DTC1	$\begin{array}{c} 45\\ 46\\ 47\\ 48\\ 49\\ 50\\ 51\\ 52\\ 53\\ 54\\ 55\\ 56\\ 57\\ 58\\ 9\\ 60\\ 61\\ 62\\ 63\\ 64\\ 65\\ 66\\ 67\\ 68\\ 970\\ 71\\ 72\\ 73\\ 74\\ 75\\ 76\\ 77\\ 78\\ 9\\ 80\\ 81\\ 82\\ 83\\ 84\\ 85\\ 86\\ 87\\ 88\end{array}$	GND RFSD1 RCLKD1 DRD1 TFSD1 TCLKD1 DTD1 VDD HBR DMAR1 DMAR2 SBTS BMSA BMSBCD SW GND MS0 MS1 MS0 MS1 MS2 MS3 VDD ADDR31 ADDR30 ADDR29 GND ADDR31 ADDR30 ADDR28 ADDR27 ADDR26 VDD ADDR28 ADDR26 VDD ADDR25 ADDR26 VDD ADDR25 ADDR22 ADDR22 ADDR22 ADDR22 ADDR21 ADDR21 ADDR18 ADDR17 GND ADDR18 ADDR17 GND ADDR18 ADDR15 ADDR14 VDD	89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132		DR13 DR12 DR11 DR10 DR9 DR8 /DD DDR7 DDR6 DDR7 DDR6 DDR7 DDR6 DDR7 DDR6 DDR7 DDR6 DDR7 DDR8 ZOD ZOD ZOD ZOD AG0 AG0 AG0 AG0 AG0 AG0 AG0 AG0 AG0 AG0	$\begin{array}{c} 133\\ 134\\ 135\\ 136\\ 137\\ 138\\ 139\\ 140\\ 141\\ 142\\ 143\\ 144\\ 145\\ 146\\ 147\\ 148\\ 149\\ 150\\ 151\\ 152\\ 153\\ 154\\ 155\\ 156\\ 157\\ 158\\ 159\\ 160\\ 161\\ 162\\ 163\\ 164\\ 165\\ 166\\ 167\\ 168\\ 169\\ 170\\ 171\\ 172\\ 173\\ 174\\ 175\\ 176\\ \end{array}$	RRGRRRR BBOOGRR BBOOGRR LBOOGRR LBOOGRR LDO LDO LDO LDO LDO LDO LDO LDO LDO LDO	QB0 QB1 QB2 ND QC0 QC1 QC2 QD0 QD1 QD2 ODTA OOTA OOTA OOTA OTBCD OTBCD ND SET PBA SND 4ACK 4CLK 4DAT0 4DAT1 4DAT2 4DAT3 7DD 3ACK 3CLK 3DAT1 3DAT1 3DAT2 3DAT1 2DAT3 7DD 4ACK 4CLK 4DAT0 DAT1 DAT2 2DAT3 7DD 4ACK 4CLK 4DAT0 2DAT3 7DD 4ACK 4CLK 4DAT0 2DAT1 2DAT3 7DD 4ACK 4CLK 4DAT0 7D 7D 7D 7D 7D 7D 7D 7D 7D 7D 7D 7D 7D
		·	GURE 2. <u>Terr</u>		<u></u> .				
STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000			SIZE A					5962-9	
					REVISIO	N LEVEL	S	HEET	


Device type			01			
Case outline	X					
Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol	
$\begin{array}{c} 177\\ 178\\ 179\\ 180\\ 181\\ 182\\ 183\\ 184\\ 185\\ 186\\ 187\\ 188\\ 189\\ 190\\ 191\\ 192\\ 193\\ 194\\ 195\\ 196\\ 197\\ 198\\ 199\\ 200\\ 201\\ 202\\ 203\\ 204\\ 205\\ 206\\ 207\\ 208\\ 209\\ 210\\ 211\\ 212\\ 213\\ 214\\ 215\\ 216\\ 217\\ 218\\ 219\\ 220\\ \end{array}$	LC4DAT2 LC4DAT3 GND LC3ACK LC3CLK LC3DAT0 LC3DAT1 LC3DAT2 LC3DAT3 VDD LC1ACK LC1DAT0 LC1DAT1 LC1DAT2 LC1DAT3 GND LB4ACK LB4DAT0 LB4DAT1 LB4DAT2 LB4DAT3 VDD LB3ACK LB3DAT0 LB3DAT1 LB4DAT2 LB4DAT3 GND LB3DAT1 LB3DAT2 LB3DAT3 GND LB1ACK LB1CLK LB1DAT3 VDD LB1AT1 LB1DAT2 LB1DAT3 VDD LA4ACK LA4DAT0 LA4DAT1 LA4DAT2 LA4DAT3	$\begin{array}{c} 221\\ 222\\ 223\\ 224\\ 225\\ 226\\ 227\\ 228\\ 229\\ 230\\ 231\\ 232\\ 233\\ 234\\ 235\\ 236\\ 237\\ 238\\ 239\\ 240\\ 241\\ 242\\ 243\\ 244\\ 245\\ 246\\ 247\\ 248\\ 249\\ 250\\ 251\\ 252\\ 253\\ 254\\ 255\\ 256\\ 257\\ 258\\ 259\\ 260\\ 261\\ 262\\ 263\\ 264\\ \end{array}$	GND LA3ACK LA3CLK LA3DAT0 LA3DAT1 LA3DAT2 LA3DAT3 VDD LA1ACK LA1CLK LA1CLK LA1CLK LA1CLK LA1CLK LA1CAT0 LA1ACT LA1DAT0 LA1ACT DATA3 VDD DATA4 DATA3 VDD DATA4 DATA5 DATA6 DATA3 VDD DATA4 DATA5 DATA6 DATA7 GND DATA4 DATA5 DATA6 DATA10 DATA10 DATA11 VDD DATA12 DATA13 DATA14 DATA15 GND DATA12 DATA13 DATA14 DATA15 GND DATA16 DATA17 DATA16 DATA17 DATA18 DATA16 DATA17 DATA18 DATA17 DATA18 DATA19 VDD DATA20 DATA21 DATA22 DATA23	265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308	GND DATA24 DATA25 DATA26 DATA27 VDD DATA28 DATA29 DATA30 DATA30 DATA31 GND DATA32 DATA33 DATA34 DATA35 VDD DATA36 DATA36 DATA37 DATA38 DATA39 GND DATA40 DATA40 DATA41 CLKIN GND DATA42 DATA43 VDD DATA44 DATA45 DATA45 DATA45 DATA45 DATA45 DATA46 DATA47 <u>GND</u> BR1 BR2 BR3 BR4 BR5 BR6 PAGE VDD DMAG1 DMAG2 ACK	


FIGURE 2. <u>Terminal connections</u> - Continued.


STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-97506
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 28




























DSCC FORM 22 APR 97














TABLE II. Electrical test requirements.

MIL-PRF-38534 test requirements	Subgroups (in accordance with MIL-PRF-38534, group A test table)
Interim electrical parameters	Paragraph 4.2.b
Final electrical parameters	Paragraph 4.2.b*, 1, 2, 3, 7, 8, 9, 10, 11
Group A test requirements	1, 2, 3, 7, 8, 9, 10, 11
Group C end-point electrical parameters	1, 7, 9
MIL-STD-883, group E end-point electrical parameters for RHA devices	Subgroups** (in accordance with method 5005, group A test table)

* PDA applies to paragraph 4.2.b, functional testing.

** When applicable to this standard microcircuit drawing, the subgroups shall be defined.

4.3 <u>Conformance and periodic inspections</u>. Conformance inspection (CI) and periodic inspection (PI) shall be in accordance with MIL-PRF-38534 and as specified herein.

4.3.1 <u>Group A inspection (CI)</u>. Group A inspection shall be in accordance with MIL-PRF-38534 and as follows:

- a. Tests shall be as specified in table II herein.
- b. Subgroups 4, 5, and 6 shall be omitted.
- c. Subgroups 7 and 8 shall include verification of the functionality of the device.
- 4.3.2 Group B inspection (PI). Group B inspection shall be in accordance with MIL-PRF-38534.
- 4.3.3 Group C inspection (PI). Group C inspection shall be in accordance with MIL-PRF-38534 and as follows:
 - a. End-point electrical parameters shall be as specified in table II herein.
 - b. Steady-state life test, method 1005 of MIL-STD-883.
 - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to either DSCC-VA or the acquiring activity upon request. Also, the test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
 - (2) T_C as specified in accordance with table I of method 1005 of MIL-STD-883.
 - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-97506
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 44

4.3.4 Group D inspection (PI). Group D inspection shall be in accordance with MIL-PRF-38534.

4.3.5 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein). RHA levels shall be M, D, R, and H. RHA quality conformance inspection sample tests shall be performed at the RHA level specified in the acquisition document.

- a. RHA tests for levels M, D, R, and H shall be performed through each level to determine at what levels the devices meet the RHA requirements. These RHA tests shall be performed for initial qualification and after design or process changes which may affect the RHA performance of the device.
- b. End-point electrical parameters shall be as specified in table II herein.
- c. Prior to total dose irradiation, each selected sample shall be assembled in its qualified package. It shall pass the specified group A electrical parameters in table I for subgroups specified in table II herein.
- d. The devices shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38534 for RHA level being tested, and meet the postirradiation end-point electrical parameter limits as defined in table I at $T_A = +25^{\circ}$ C ±5 percent, after exposure.
- e. Prior to and during total dose irradiation testing, the devices shall be biased to establish a worst case condition as specified in the radiation exposure circuit.
- f. For device classes H and K, subgroups 1 and 2 in table V, method 5005 of MIL-STD-883 shall be tested as appropriate for device construction.
- g. When specified in the purchase order or contract, a copy of the RHA delta limits shall be supplied.

5. PACKAGING

5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-PRF-38534.

6. NOTES

6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

6.2 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.

6.3 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-973 using DD Form 1692, Engineering Change Proposal.

6.4 <u>Record of users</u>. Military and industrial users shall inform Defense Supply Center Columbus when a system application requires configuration control and the applicable SMD. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-7603.

6.5 <u>Comments</u>. Comments on this drawing should be directed to DSCC-VA, P. O. Box 3990, Columbus, Ohio 43216-5000, or telephone (614) 692-0512.

6.6 <u>Sources of supply</u>. Sources of supply are listed in QML-38534. The vendors listed in QML-38534 have submitted a certificate of compliance (see 3.7 herein) to DSCC-VA and have agreed to this drawing.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-97506
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 45

Terminal symbol	Type <u>1</u> /		Fun	ction		
ADDR31-0	I/O/T	External Bus Address. (Common to all processors). The module outputs addresses for external memory and peripherals on these pins. In a multiprocessor system, the bus master outputs addresses for read/writes on the internal memory or IOP registers of slave processors. The module inputs addresses when a host processor or multiprocessing bus master is reading or writing the internal memory or IOP registers of internal processors.				
DATA47-0	VO/T	External Bus DATA. (Common to all processors). The module inputs and outputs data and instructions on these pins. 32-bit single-precision floating-point data and 32-bit fixed-point data is transferred over bits 47 - 16 of the bus. 40-bit extended-precision floating-point data is transferred over bits 47 - 8 of the bus. 16-bit short word data is transferred over bits 31 - 16 of the bus. In PROM boot mode, 8-bit data is transferred over bis 23 - 16. Pull-up resistors on unused DATA pins are not necessary.				
MS3-0	0/Т	Memory Select Lines. (Common to all processors). These lines are asserted (low) as chip selects for the corresponding banks of external memory. Memory bank size must be defined in the individual processors system control registers (SYSCON). The MS3-0 lines are decoded memory address lines that change at the same time as the other address lines. When no external memory access is occurring the MS3-0 lines are inactive; they are active, however, when a conditional memory access instruction is excuted, whether or not the condition is true. MS0 can be used with the PAGE signal to implement a bank of DRAM memory (Bank 0). In multiprocessing system, the MS3-0 lines are output by the bus master.				
RD	I/O/T	Memory Read Strobe. (Common to all processors). This pin is asserted (low) when the processor reads from external devices or when the internal memory of internal processors is being accessed. External devices (including other processors) must assert RD to read from the processors internal memory. In a multiprocessing system, RD is output by the bus master and is input by all other processors.				
WR	I/O/T	Memory Write Strobe. (Common to all processors). This pin is asserted (low) when the processor writes from external devices or when the internal memory of internal processors is being accessed. External devices (including other processors) must assert WR to write from the processors internal memory. In a multiprocessing system, WR is output by the bus master and is input by all other processors.				
PAGE	0/Т	DRAM Page Boundary. (Common to all processors). The module asserts this pin to signal that an external DRAM page boundary has been crossed. DRAM page size must be defined in the individual processor's memory control register (WAIT). DRAM can only be implemented in external memory Bank 0; the PAGE signal can only be activated for Bank 0 accesses. In a multiprocessing system, PAGE is output by the bus master.				
ADRCLK	O/T	Clock Output Reference. (is output by the bus master		essors). In a multiprocess	sing system, ADRCL	
SW	I/O/T	Synchronous Write Select. <u>proc</u> essor to synchronous r <u>SW</u> (low) to provide an earl <u>WR</u> is not later asserted (e. SW is output by the bus ma multiprocessor memory acc address output. A host pro to module.	nemory devices (in ly indication of an ir .g. in a conditional v aster and is input by cess is a read or wri	cluding other processors). npending write cycle, whic write instruction). In a mul v all <u>oth</u> er processors to de te. SW is asserted at the	The module asserts ch can be aborted if tiprocessing system, etemine if the same time as the	
	STAN	DARD	SIZE		F000 0750	
	MICROCIRCU	IT DRAWING	A		5962-97500	
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000			REVISION LEVEL	SHEET 46		

Terminal symbol	Туре <u>1</u> /		Fun	ction		
ACK	I/O/S	Memory Acknowledge. (Common to all processors). External devices can deassert ACK (low) to add wait states to an external memory access. ACK is used by I/O devices, memory controllers, or other peripherals to hold off completion of an external memory access. The module deasserts ACK, as an output, to add wait states to a synchronous access of its internal memory. In a multiprocessing system, a slave processor deasserts the bus master's ACK input to add wait state(s) to an access of its internal memory. The bus master has a keeper latch on its ACK pin that maintains the input at the level it was last driven to.				
SBTS	I/S	Suspend Bus Three State. SBTS (low) to place the extra state for the following cycle. asserted, th <u>e pro</u> cessor will deasserted. SBTS should of deadlock, or used with a DF	ernal bus address, If the module atte halt and the memo only be used to rec	data, selects, and strobes mpts to access external m ry access will not be comp	s in a high imped <u>enc</u> iemory while <u>SBT</u> S is pleted until SBTS is	
HBR	Ι⁄Α	Host Bus Request. (Common to all processors). Must <u>b</u> e asserted by a host processor to request control of the module's external bus. When HBR is asserted in a <u>multiprocessor</u> system, the processor that is bus master will relinquish the bus and assert HBG. To relinquish the bus <u>the</u> processor places the address, data, select, and strobe lines in a high impedance state. HBR has priority over all processor bus requests (BR 6-1) in a multiprocessing system.				
HBG	I/O	Host Bus Grant. (Common to all processors). Acknowledges an HBR bus request, indicating that the host processor may take control of the external bus. HBG is asserted (held low) by the module until HBR is released. In a multiprocessing system, HBG is output by the processor bus master and is monitored by all others.				
CSA	I/A	Chip Select. Asserted by host processor to select processor-A.				
CSB	I/A	Chip Select. Asserted by host processor to select processor-B.				
CSC	I/A	Chip Select. Asserted by host processor to select processor-C.				
CSD	I/A	Chip Select. Asserted by ho	ost processor to se	lect processor-D.		
REDY (OD)	0	Host Bus Acknowledge. (Co add wait states to an asynch Open drain output (O/D) by indiviual processors to be ac inputs are asserted.	hronous access of default; can be pro	its internal memory or IOP grammed in ADREDY bit	registers by a host. of SYS <u>O</u> N regi <u>ster</u> o	
BR6-1	VO/S	Multiprocessing Bus Requests. (Common to all processor). Used by multiprocessing processors to arbitrate for bus mastership. A processor only drives its own BRx line (corresponding to the value of its ID2-0 inputs) and monitors all others. In a multiprocessing ssystem with less than six processors the unused BRx pins should be pulled high; BR4-1 must not be pulled high or low because they are outputs.				
		IT DRAWING	SIZE A		5962-9750	
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000			REVISION LEVEL	SHEET		

- · ·	-		_			
Terminal symbol	Туре <u>1</u> /		Function			
RPBA	I/S	Rotating Priority Bus Arbitration Select. (Common to all processors). When RPBA is high, rotating priority fot multiprocessor bus arbitration is selected. When RPBA is low, fixed priority is selected. This signal is a system configuration selection that must be set to the same value on every processor. If the value of RPBA is changed during system operation, it must be changed in the same CLKIN cycle on every processor.				
CPAy (O/D)	VO	processor of a <u>bus</u> slave to i external bus. CPA is an ope this function is required. Th The CPA pin ha <u>s an</u> internal	Core Priority Access (y=processor-A, B, C, D). Asserting its CPA pin allows the core processor of a <u>bus</u> slave to interrupt background DMA transfers and gain access to the external bus. CPA is an open drain output that is connected to all processors in the system, this function is required. The CPA pin of each internal processor is brought out individually. The CPA pin ha <u>s an</u> internal 5 kohm pull-up resistor. If core access priority is not required ir a system, the CPA pin should be left unconnected.			
DT0	O/T	Data Transmit (Common ser kohm internal pull-up resisto		ocessors, TDM). DT pin h	nas four parallel 50	
DR0	Ι	Data Receive (Common seri kohm internal pull-up resisto	al ports 0 to all pro	ocessors, TDM). DR pin h	as four parallel 50	
TCLK0	I/O	Transmit Clock (Common se 50 kohm internal pull-up resi		processors, TDM). TCLK p	bin has four parallel	
RCLK0	I/O	Receiver Clock (Common serial ports 0 to all processors, TDM). RCLK pin has four parallel 50 kohm internal pull-up resistors.				
TFS0	I/O	Transmit Frame Sync (Common serial ports 0 to all processors, TDM).				
RFS0	I/O	Receiver Frame Sync (Com	mon serial ports 0	to all processors, TDM).		
DTy1	O/T	Data Transmit (Serial port 1 individual from processor-A, B, C, D). Each DT pin has a 50 kohm internal pull-up resistor.				
DRy1	Ι	Data Receive (Serial port 1 individual from processor-A, B, C, D). Each DR pin has a 50 kohm internal pull-up resistor.				
TCLKy1	I/O	Transmit Clock (Serial port 7 kohm internal pull-up resisto		rocessor-A, B, C, D). Each	n TCLK pin has a 50	
RCLKy1	I/O	Receive Clock (Serial port 1 kohm internal pull-up resisto		ocessor-A, B, C, D). Each	RCLK pin has a 50	
TFSy1	I/O	Transmit Frame Sync (Seria	I port 1 individual	from processor-A, B, C, D)		
RFSy1	I/O	Receive Frame Sync (Seria	I port 1 individual	from processor-A, B, C, D)		
FLAGy0	I/O/A	Flag Pins, <u>2</u> /. (FLAG0 indivi bits as either an input or out can be used to signal extern	put. As an input, i			
			SIZE			
		IT DRAWING	A		5962-9750	
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000			REVISION LEVEL	SHEET 48		

		I ABLE III. <u>Pin</u>	<u>functions</u> - Continu	ea.		
Terminal symbol	Туре <u>1</u> /		Fu	nction		
FLAG1	I/O/A	Flag Pins, <u>2</u> /. (FLAG1 common to all processors). Configured by control bits internal to individual processors as either an input or output. As an input it can be tested as a condition As an output, it can be used to signal external peripherals.				
FLAGy2	I/O/A	control bits as either an inp	FLAG Pins, <u>2</u> /. (FLAG2 individual from processor-A, -B, -C, and -D). Each is configured by control bits as either an input or output. As an input, it can be tested as a condition. As an output, it can be used to signal external peripherals.			
IRQy2-0	I/A	Interrupt Request Lines. (edge-triggered or level-ser		rom y = processor-A, -B, -C	C, -D). May be eithe	
DMAR1	I/A	DMA Request 1 (DMA Cha	annel 7). Common	to processor-A, -B, -C, -D.		
DMAR2	I/A	DMA Request 1 (DMA Cha	annel 8). Common	to processor-A, -B, -C, -D.		
DMAG1	O/T	DMA Grant 1 (DMA Chann	nel 7). Common to	processor-A, -B, -C, -D.		
DMAG2	O/T	DMA Grant 2 (DMA Chanr	nel 8). Common to	processor-A, -B, -C, -D.		
LyxCLK	I/O	Link Port Clock (y = processor-A, -B, -C, -D; x = Link Ports 1, 3, 4), $\underline{3}$ /. Each LyxCLK pin has a 50 kohm internal pull-up resistor which is enabled or disabled by the LPDRD bit of the LCOM register, of the processor.				
LyxDAT3-0	ΙΟ	Link Port Data (y = processor-A, -B, -C, -D; x = Link Ports 1, 3, 4), $\underline{3}$ /. Each LyxDAT pin has a 50 kohm internal pull-up resistor which is enabled or disabled by the LPDRD bit of the LCOM register, of the processor.				
LyxACK	١⁄O	Link Port Acknowledge (y = processor-A, -B, -C, -D; x = Link Ports 1, 3, 4), $\underline{3}$ /. Each LyxACK pin has a 50 kohm internal pull-up resistor which is enabled or disabled by the LPDRD bit of the LCOM register, of the processor.				
BMSA	I/O/T <u>4</u> /	Boot Memory Select. Output: Used as chip select for boot <u>EP</u> ROM devices (when EBOOTA = 1, LBOOTA = 0). In a multiprocessor system, BMS is output by the bus master. Input: When low, indicates that no booting will occur and that processor-A will begin executing instructions from external memory. See table in note 4. This input is a system configuration selection which should be hardwired.				
EBOOTA	I	EPROM Boot Select. (pro booting from an 8-bit EPR determine booting mode for selection which should be	OM. When EBOO or processor-A. Se	TA is low, the LBOOTA and	d BMSA inputs	
LBOOTA	I	Link Boot. When LBOOT LBOOTA is low, processor table in note 4. This signa	r-A is configured fo	r host processor booting or	r no booting. See	
	STANE WICROCIRCUI		SIZE A		5962-9750	
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000			REVISION LEVEL	SHEET		

		TABLE III. Pin f	<u>unctions</u> - Continu	ed.		
Terminal symbol	Type <u>1</u> /		Fur	nction		
EBOOTBCD	I	EPROM Boot Select. (Common to processor-B, -C, -D). When EBOOTBCD is high, processor-B, -C, -D are configured for booting from an 8-bit EPROM. When EBOOTBCD is low, the LBOOTBCD and BMSBCD inputs determine booting mode for processor-B, -C, and -D. See table in note 4. This signal is a system configuration selection which should be hardwired.				
LBOOTBCD	Ι	LINK Boot. (Common to pr -D are configured for link p are configured for host pro a system configuration sele	ort booting. When cessor booting or r	LBOOTBCD is low, multip no booting. See table in no	processor-B, -C, -D	
BMSBCD	I/O/T <u>4</u> /	Boot Memory Select. Outp EBOOTBCD = 1, LBOOTE master. Input: When low, will begin executing instruc system configuration select	BCD = 0). In a multi indicates that no b tions from external	tiprocessor system, BMS i ooting will occur and that p memory. See table in not	s output by the bus processor-B, -C, -D	
TIMEXPy	0	Timer Expired. (Individual cycles when the timer is en	TIMEXP from y = p abled and t _{count} of	processor-A, -B, -C, -D). A decrements to zero.	sserted for four	
CLKIN	I	cycle rate is equal to CLKI	Clock In. (Common to all processors). External clock input to the module. The instruction cycle rate is equal to CLKIN. CLKIN may not be halted, changed, or operated below the minimum specified frequency.			
RESET	I/A	Module Reset. (Common to all processors). Resets the module to a known state. This input must be asserted (low) at power-up.				
тск	I	Test Clock (JTAG). (Common to all processors). Provides an asynchronous clock for JTAG boundary scan.				
TMS	I/S	Test Mode Select (JTAG). (Common to all processors). Used to control the test state machine. TMS has four parallel 20 kohm internal pull-up resistors.				
TDI	I/S	Test Data Input (JTAG). Provides serial data for the boundary scan logic chain starting at processor-A. TDI has a 20 kohm pull-up resistor.				
TDO	0	Test Data Output (JTAG). processor-D.	Test Data Output (JTAG). Serial scan output of the boundary scan chain path, from processor-D.			
TRST	I/A	Test Reset (JTAG). Comn must be a <u>ssert</u> ed (pulsed le TRST has four parallel 20	ow) after power-up	or held low for proper ope		
EMU(O/D)	0	Emulation Status. (Commo target board test connector). Pin 118 must be conne	cted to the module's	
VDD	Р	Power Supply. Nominally +	5.0 V dc (26 pins).			
GND	G	Power supply returns. The lid to the module is electrically connected to GND.				
TRST EMU(O/D) VDD	I/A O P	processor-D. Test Reset (JTAG). Commust be a <u>ssert</u> ed (pulsed la TRST has four parallel 20 Emulation Status. (Commo target board test connector Power Supply. Nominally +	non to all processo ow) after power-up kohm internal pull- n to all processors only. 5.0 V dc (26 pins).	rs). Resets the test state or held low for proper ope up resistors.). Pin 118 must be connec	machine. TRST eration of the mo	
	STAND		SIZE A		5962-9750	
MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000			REVISION LEVEL	SHEET		

TABLE III. Pin functions - Continued.

NOTES:

<u>1</u>/ Type: A = asynchronous, A/D = active drive. G = ground, I = input, O = output, O/D = open drain, P = power supply, S = synchronous, T = three state (when SBTS is asserted, or when the module is a bus slave).

Inputs identified as synchronous (S) must meet timing requirements with respect to CLKIN (or with respect to TCK for TMS, TDI). Inputs identified as asynchronous (A) can be asserted asynchronously to CLKIN(or to TCK forTRST).

Unused inputs should be tied or pulled to VDD or <u>GND</u>, except for ADDR31-0, DATA47-0, FLAG2-0, <u>SW</u>, and inputs that have internal pull-up or pull-down resistors (CPA, ACK, Dtx, Drx, TCLKx, RCLKx, LxDAT3-0, LxCLK, LxACK, TMS, and TDI) - these pins can be left floating. These pins have a logic-level hold circuit that prevents the input from floating internally.

ID pins are hardwired internally.

- 2/ FLAG3 is connected internally, common to processor-A, -B, -C, and -D.
- 3/ LINK PORTS 0, 2, and 5 are connected internally between processors -A, -B, -C, and -D.
- 4/ Three statable only in EPROM boot mode (when BMS is an output).

EBOOT	LBOOT	BMS	Booting Mode
1	0	output	EPROM (connect BMS to EPROM chip select)
0	0	1 (input)	Host processor
0	1	1 (input)	Link port
0	0	0 (input)	No booting. Processorexecutes from external memory.
0	1	0 (input)	Reserved
1	1	x (input)	Reserved

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-97506
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 51

STANDARD MICROCIRCUIT DRAWING SOURCE APPROVAL BULLETIN

DATE: 97-09-19

Approved sources of supply for SMD 5962-97506 are listed below for immediate acquisition only and shall be added to QML-38534 during the next revision. QML-38534 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This bulletin is superseded by the next dated revision of QML-38534.

Standard	Vendor	Vendor
microcircuit drawing	CAGE	similar
PIN <u>1</u> /	number	PIN <u>2</u> /
5962-9750601HXC	34031	AD14060BF/QML-4

- 1/ The lead finish shown for each PIN, representing a hermetic package, is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the Vendor to determine its availability.
- <u>2</u>/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE <u>number</u>

34031

Vendor name and address

Analog Devices Incorporated 7910 Triad Center Drive Greenboro, NC 27409-9605

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in this information bulletin.