General Purpose Input Isolation Amplifier AD102/AD104

## FEATURES

Integral Isolated Power Supply
500 V rms CMV Isolation Rating (100\% Tested)
High Accuracy: $\pm 0.05 \%$ Max Nonlinearity
Small SIP Style Footprint
Lowest Priced Isolation Amplifiers

APPLICATIONS<br>Single/ Multichannel Data Acquisition Systems Process Control Input Signal Isolation<br>Motor Control<br>Utility Power Monitoring<br>General Input Protection Circuits<br>Ground Loop Interruption

## GENERAL DESCRIPTION

The AD 102 and AD 104 are general purpose, two-port, isolation amplifiers suitable for use where input signal isolation is desired. Each offers a functionally complete, compact isolation solution rated at 500 V rms common mode, based upon the proven and reliable transformer-coupled, galvanic isolation technique used in all AD 200 series isolation amplifier products.
Each model is offered in a minimum footprint package requiring no external components to operate. Though similar to the AD 202 and AD 204, the AD 102 and AD 104 models are intended as lower cost solutions where the performance of the AD 202 or AD 204 is not demanded.
Both the AD 102 and AD 104 can be used in applications where input-to-input and/or input-to-system isolation is desired. The AD 102 is best suited for single input uses as it requires only +15 V dc power to operate. It may also be appropriate for multichannel applications when input-to-input isolation is not required such as where a single input multiplexer selects a specific channel prior to isolation.
For applications where input to input isolation is required, the AD 104 may be a more desirable choice. It offers the lowest cost per channel especially when powered from a common clock source, the cost of which may be amortized over many channels.
The clock necessary for AD 104 operation is a $25 \mathrm{kHz}, 15 \mathrm{~V}$ p-p square wave applied to the clock input pin. M ost standard oscillator components like a CD 4047 or T L 555 may be used, or a designer may choose the AD 246 clock driver developed for the AD 204 product.

FUNCTIONAL BLOCK DIAGRAM


## PRODUCT HIGHLIGHTS

## Complete, Single Device Solution for Input Isolation

The AD 102 offers full isolation without external parts or need for an external dc/dc power source. T he AD 104 features the same functionality at a lower price for multichannel uses when supplied with a 25 kHz clock signal.

## High Accuracy

A maximum nonlinearity of $0.05 \%$ is specified for both the AD 102 and AD 104 over the rated temperature range.

## Wide Bandwidth

Each is specified with a full power ( -3 dB ) bandwidth. The AD 104 at 4 kHz and the AD 102 at 1.5 kHz .

## High Performance Common-Mode Rejection

While providing continuous 500 V rms isolation, greater than 100 dB rejection is provided. Each part has only 5.5 pF (typical) of common-mode input capacitance.

## Uncommitted Input Stage

Both models offer an uncommitted op amp input stage for user flexibility and input gain optimization up to $100 \mathrm{~V} / \mathrm{N}$.

## Low Power Consumption

The AD 104 consumes only 35 mW from the clock source, the AD 102 only 75 mW from the +15 V dc supply.

## REV. A

[^0]One Technology Way, P.O. Box 9106, Norwood. MA 02062-9106, U.S.A. Tel: 617/329-4700

Fax: 617/326-8703

| Parameter | Min | Typ | Max | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ACCURACY <br> Gain Range <br> U nity G ain Error <br> vs. T emperature <br> vs. T ime <br> vs. Supply Voltage, AD $102^{1}$ <br> vs. Supply Voltage, AD $104^{1}$ <br> N onlinearity ${ }^{2}$ | 1 | $\begin{aligned} & \pm 0.5 \\ & \pm 45 \\ & \pm 50 \\ & \pm 0.01 \\ & \pm 0.001 \end{aligned}$ | $\begin{aligned} & 100 \\ & \pm 5.0 \\ & \\ & \pm 0.05 \end{aligned}$ | VN <br> \% <br> $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ <br> ppm <br> \%N <br> \%N <br> \% | $\pm 100 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ max Per $\sqrt{1,000}$ Hours |
| INPUT VOLTAGE RATINGS <br> Linear Differential Range CM V, Input to Output² AC, 60 Hz , Sinusoidal W aveform DC <br> Common-M ode R ejection (CM R) $\begin{aligned} & \mathrm{R}_{\mathrm{S}} \leq 100 \Omega, \mathrm{AD} 102^{1} \\ & \mathrm{R}_{\mathrm{S}} \leq 100 \Omega, \mathrm{AD} 104^{1} \\ & \mathrm{R}_{\mathrm{S}} \leq 1 \mathrm{k} \Omega, \mathrm{AD} 102^{1} \\ & \mathrm{R}_{\mathrm{S}} \leq 1 \mathrm{k} \Omega, \mathrm{AD} 104^{1} \end{aligned}$ <br> Leakage Current | $\begin{aligned} & \pm 5.0 \\ & 500 \end{aligned}$ | $\begin{aligned} & 700 \\ & \\ & 100 \\ & 105 \\ & 95 \\ & 105 \\ & 0.5 \end{aligned}$ |  | V V rms V pk-pk <br> dB <br> dB <br> dB <br> dB <br> $\mu \mathrm{A}$ | Between IN + and IN - <br> 100\% T ested <br> $2 \mu \mathrm{~A}$ max, In to Out, 240 V rms @ 60 Hz |
| INPUT CHARACTERISTICS <br> Input Offset Voltage, Initial <br> vs. T emperature <br> Input Bias Current, Initial <br> vs. T emperature <br> Input Difference Current, Initial <br> vs. T emperature <br> Input Voltage N oise $0.1 \mathrm{~Hz} \text { to } 100 \mathrm{~Hz}$ $\mathrm{f}>200 \mathrm{~Hz}$ <br> Differential Input Impedance <br> Common-M ode Input Impedance |  | $\begin{aligned} & ( \pm 10 \pm 10 / \mathrm{G}) \\ & \pm 100 \\ & \pm 20 \\ & \pm 10 \\ & \pm 2 \\ & 4 \\ & 50 \\ & 10^{12} \\ & 2 \mathrm{G} \\| 5.5 \end{aligned}$ | $( \pm 15 \pm 15 / G)$ | mV <br> $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ <br> pA <br> nA <br> pA <br> nA <br> $\mu \mathrm{V}$ pk-pk <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\Omega$ <br> $\Omega \\| \mathrm{pF}$ | $\begin{aligned} & +25^{\circ} \mathrm{C} \\ & 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ & +25^{\circ} \mathrm{C} \\ & 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ & +25^{\circ} \mathrm{C} \\ & 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \end{aligned}$ |
| FREQUENCY RESPONSE <br> Bandwidth, Full Power (-3 dB) $\text { AD } 102^{1}$ <br> AD $104^{1}$ <br> Settling T ime |  | $\begin{aligned} & 1.5 \\ & 4.0 \\ & 1.0 \end{aligned}$ |  | $\begin{aligned} & \mathrm{kH} \text { z } \\ & \mathrm{kH} \text { z } \\ & \mathrm{ms} \end{aligned}$ | $\mathrm{V}_{\mathrm{IN}} \leq \pm 5 \mathrm{~V}, \mathrm{G}=1-50 \mathrm{~V} \mathrm{~N}$ <br> $\mathrm{V}_{\text {IN }} \leq \pm 5 \mathrm{~V}, \mathrm{G}=1-50 \mathrm{~V} \mathrm{~N}$ <br> Time to $\pm 10 \mathrm{mV}$ from 10 V Step Input |
| RATED OUTPUT <br> Output Voltage Range <br> Between OUT HI and OUT LO <br> Between OUT HI or LO to PWR/CLK COM <br> Output Resistance <br> AD $102^{1}$ <br> AD $104^{1}$ <br> Output Ripple <br> 100 kHz Bandwidth <br> 5 kHz Bandwidth | $\pm 5.0$ | $\begin{aligned} & \pm 6.5 \\ & 8 \\ & 4 \\ & \\ & 10 \\ & 0.5 \end{aligned}$ |  | V <br> V <br> k $\Omega$ <br> $k \Omega$ <br> mV pk-pk mV rms |  |
| POWER SUPPLY (AD 102 ONLY) ${ }^{1}$ <br> Supply Voltage <br> Rated Performance <br> Operational Performance <br> Supply Current | $\begin{aligned} & +14.25 \\ & +13.5 \end{aligned}$ | $\begin{aligned} & +15 \\ & +15 \\ & 5 \end{aligned}$ | $\begin{aligned} & +15.75 \\ & +16.5 \end{aligned}$ | V dc <br> V dc <br> mA |  |


| Parameter | Min | Typ | Max | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CLOCK OSCILLATOR (AD 104 ONLY) ${ }^{1}$ <br> Source Voltage Amplitude <br> Square W ave F requency <br> Duty Cycle | $14.25$ | $\begin{aligned} & 15 \\ & 25 \\ & 50 \end{aligned}$ | $15.75$ | V pk-pk <br> kHz <br> \% Hi vs. Low | $\begin{aligned} & \pm 7.5 \mathrm{~V} \text { Amplitude Within } \\ & \pm 15 \mathrm{~V} \text { Range } \\ & \pm 5 \mathrm{kHz} \\ & \pm 2 \% \end{aligned}$ |
| TEM PERATURE RANGE <br> R ated Performance Operating Storage | $\begin{aligned} & 0 \\ & -40 \\ & -40 \end{aligned}$ |  | $\begin{aligned} & +70 \\ & +85 \\ & +85 \\ & \hline \end{aligned}$ | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |  |
| PACKAGE DIMENSIONS SIP Style Package (Y) | $2.08 \times 0.260 \times 0.625 \mathrm{in} .(\max )$ |  |  | N ot Including Pin Length |  |

NOTES
${ }^{1}$ Specification(s) apply to one model only, either AD 102 or AD 104, as indicated.
${ }^{2} \mathrm{~N}$ onlinearity is specified as a \% deviation from a best fit straight line.
${ }^{3}$ All units $100 \%$ tested by "Partial D ischarge" method @ 750 V rms for $5 \mathrm{sec}, 150 \mathrm{pc}$ maximum allowable discharge.
Specifications subject to change without notice.

## PIN DESIGNATIONS

| Pin | Function |
| :--- | :--- |
| 1 | OUT HI |
| 2 | PWR/CLK COM |
| 3 | FB |
| 4 | ICOM |
| 5 | IN + |
| 6 | IN - |
| 7 | +15 V DC (AD 102) |
| 8 | CLOCK INPUT (AD 104) |
| 9 | OUT LO |

ORDERING GUIDE

| Model | Package | Max CMV | Nonlinearity |
| :--- | :--- | :--- | :--- |
| AD 102JY | SIP Style | 500 V rms | $0.05 \%$ |
| AD 104JY | SIP Style | 500 V rms | $0.05 \%$ |

## DIFFERENCES BETWEEN THE AD102 AND AD104

The primary difference between the AD 102 and AD 104 is that the AD 102 contains an integral clock oscillator circuit and the AD 104 does not. As a result, the AD 102 operates when supplied +15 V dc power while the AD 104 requires power in the form of $15 \mathrm{~V}, 25 \mathrm{kHz}$ square wave source. T ypically a clock source for an AD 104 will drive multiple devices to reduce the per channel cost of the source and to provide perfect oscillator synchronization between devices. T he AD 104 also consumes slightly less power and has more than twice the bandwidth of the AD 102.
In situations where only one or a few isolators are used, the convenience of stand-alone operation offered by the AD 102 may provide a greater user advantage than use of the AD 104. F or maximum product flexibility both the AD 102 and AD 104 can be accommodated by using a single universal layout for device interchangeability.

## CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although these devices feature proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.

## AD102/AD104

## INSIDE THE AD102 AND AD104

The AD 102 and AD 104 use an amplitude modulation technique to exploit transmission of low frequency signal levels through an isolation barrier produced by a signal transformer including signals at a dc level (Figures 1 and 2). Additionally a separate transformer is incorporated to provide power to the isolated input port of the device. It is driven by a $25 \mathrm{kHz}, 15 \mathrm{~V}$ amplitude square wave generated internally by the AD 102, supplied externally for the AD 104.
The device outputs are not buffered so the user may interchange output leads for signal inversion. In multichannel applications the outputs can be multiplexed with a single buffer following the multiplexer to minimize offset errors while reducing power consumption and cost.


Figure 1. AD102 Functional Block Diagram


Figure 2. AD104 Functional Block Diagram

## USING THE AD 102 AND AD 104

## Powering the AD 102

The AD 102 requires only a single +15 V DC power supply connected as shown in Figure 3 to operate. A series $1.3 \mathrm{k} \Omega$ resistor and $1.0 \mu \mathrm{~F}$ capacitor are connected across the +15 V DC and COM M ON pins to aid in filtering power line variations.


Figure 3. AD102 Power Input

## Powering the AD104

The AD 104 requires its power in the form of a 15 V p-p, 25 kHz square wave from an external source as shown in Figure 4 (NOTE: pinout for AD 246 clock driver shown).


Figure 4. Typical Multiple AD104 Connection

## AD 104 C lock Source

The AD 246 clock driver designed to power the AD 204 is a clock driver that can be used to supply the required clock for the AD 104 from a +15 V DC supply (refer to the AD 202/AD 204 data sheet for AD 246 specifications).
For designs where the lowest cost per channel approach is desired, it is usually more cost efficient for designers to consider a discrete onboard clock source such as the circuit shown in Figure 5 (essentially an AD 246).


Figure 5. Typical Clock Driver Circuit

Although this circuit generates a unipolar clock output of $0 \mathrm{~V}-15 \mathrm{~V}$, any 15 V amplitude square wave at 25 kHz with a duty cycle of $50 \%$ is acceptable. This is possible since the AD 104 clock input is ac coupled by means of a $0.1 \mu \mathrm{~F}$ capacitor as shown in Figure 6. The source, therefore, only needs to be $\pm 7.5 \mathrm{~V}$ p-p in total amplitude and may be offset as desired. A recommended maximum amplitude limit of $\pm 15 \mathrm{~V}$ with respect to PWR/CLK COM should not be exceeded.


Figure 6. AD104 Clock Input
One clock circuit will usually drive multiple AD 104s (typically 4,8 or 16 units). If many AD 104s are to be operated from a single source, external bypass capacitors should be used with a value of at least $1 \mu \mathrm{~F}$ for every five isolators used. Place the capacitor as close as possible to the clock driver.

## Input Configuration

The AD 102 and AD 104 are very easy to use in a wide range of applications. The input stage connections (IN +, IN -, FB, ICOM ) approximate a "vanilla" type op amp input and may for all intents and purposes be treated as such. M ost any typical circuit connection that is valid for a standard op amp can be accommodated, so long as it is expected to perform within the specifications herein (i.e., limited gain and bandwidth parameters).
Figure 7 shows the most common input configuration, which is unity gain operation. This configuration is appropriate where the input signal is within the range of $\pm 5 \mathrm{~V}$ or where larger signals have been previously attenuated, usually by means of a traditional resistor divider technique.


Figure 7. Unity Gain Application

For gains larger than unity, the addition of a gain and feedback resistor allows amplification of smaller signals up to a higher level. Whenever practical, any low level signal should be amplified to meet a full $\pm 5 \mathrm{~V}$ output swing. This helps reduce the effective output ripple contribution introduced to the original signal during modulation, isolation and subsequent filtering as seen at the output.


Figure 8. Input Connection for Gain >1
When taking a gain of more than $5 \mathrm{~V} / \mathrm{V}$, addition of a 100 pF capacitor is recommended; it is not needed at lower gains, but if used will not adversely affect operation. Additionally, whenever the isolation amplifier is not powered, a negative input voltage of approximately 2 V may cause an input current to flow. If the signal source can supply more than a few mA of current, a $2 \mathrm{k} \Omega$ limiting resistor in series with IN + is recommended. This is especially advised when using AD 102s as they may not power up properly with a high input current present, (see Figures 7 and 8 for examples).

## Synchronization

Since the AD 104 operates from a common clock, synchronization is inherent. AD 102s will normally not interact to produce beat frequencies even when mounted on 0.3 inch centers. Interaction may occur in very rare situations where a large number of long, unshielded input cables are bundled together. In such cases, shielded cable may be required or AD 104s can be used.
For related information and application examples refer to the AD 202/AD 204 and AD 210 data sheets.

## OUTLINE DIMENSIONS

D imensions shown in inches and (mm).


## NOTE:

PIN 7 IS ONLY PRESENT ON AD102
PIN 8 IS ONLY PRESENT ON AD104


[^0]:    Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

