



Fundusze Europejskie
Wiedza Edukacja Rozwój



**Rzeczpospolita
Polska**

Unia Europejska
Europejski Fundusz Społeczny



**Politechnika Śląska jako Centrum Nowoczesnego Kształcenia
opartego o badania i innowacje**

POWR.03.05.00-IP.08-00-PZ1/17

Projekt współfinansowany przez Unię Europejską ze środków Europejskiego Funduszu Społecznego

Microprocessor and Embedded Systems

**Faculty of Automatic Control, Electronics and Computer Science,
Informatics, Bachelor Degree**

Lecture 10

Advanced 32-bit microprocessors

Bartłomiej Zieliński, PhD, DSc

Advanced 32-b...

Program:

- AMD Athlon
 - Structure
 - Pipeline details
- Intel Pentium 4
 - Main properties
- SSE extensions
- Hyper-Threading

Advanced 32-b...


- AMD Athlon
 - 9 execution units
 - 3 integer
 - 3 address
 - 3 floating-point
 - Out-of-order
 - MMX, FPU and 3DNow! Interleaved
 - 3 universal decoders
 - x86 → MOPS
 - Command $\leq 15B$ → Direct Path
 - Command $> 15B$ → Vector Path + MacroCode ROM

Advanced 32-b...

- AMD Athlon
 - Pipelines
 - Integer 10/FPU 15 stages (1-6 common)
 - BTB 2048 entries
 - EV-6 Bus
 - From DEC Alpha μ p
 - Up to 200 MHz
 - 64-b data + 8-b ECC
 - Exclusive Cache
 - Data in L1 deleted from L2

Advanced 32-b...

- AMD Athlon – structure




Advanced 32-b...

- AMD Athlon – pipeline
 - Decoder instr → MacroOP
 - Constant length, \geq Ops
 - 3 MOPs/clock
 - Direct Path
 - Instr → 1 MOP → 1..2 Ops
 - Max 3 instr/8 B
 - Fetched in 16B units → max. 6 instr. enters Direct Path
 - Vector Path
 - Instr \geq 2 MOPs
 - MacroCode ROM used
 - Max 3 MOPs/clock

Advanced 32-b...

- AMD Athlon – decoding
 - Fetch
 - Scan
 - Align1/MECtl
 - Microcode Engine Control
 - Align2/MEROM
 - Microcode Engine ROM
 - EDEC/MEDEC
 - Microcode Eng./Early Decode
 - IDEC/Rename



Advanced 32-b...

- AMD Athlon – decoding

Stage	Direct Path	Vector Path
Fetch	Next fetch address calc	
Scan	Find instr beg/end; $\leq 6 \rightarrow DP$, $\leq 1 \rightarrow VP$	
Align1/MECtl	≤ 9 inst. Buffering; 3 inst. \rightarrow Align2	MROM entry point generation
Align2/MEROM	Decoding	MROM indexing by entry point
EDEC/MEDEC	MOPs sequence generation	
IDEC/Rename	DP/VP MOPs selection \rightarrow goto ICU	

Advanced 32-b...


- AMD Athlon – ALU pipe
 - Sched
 - MOPs buffering; MOPs operands collection
 - Exec
 - Execution → ALU, AGU
 - AddrGen
 - Linear address calculation
 - DCACC
 - Data Cache & TLB access
 - If MOP needs data → goto Exec
 - Response
 - Data Cache hit/miss report

Advanced 32-b...

- AMD Athlon – FPU pipe
 - StkRen
 - StackRename – FPU register renaming
 - Register Rename
 - SchedWrite
 - Sched
 - MOP execution planning; FPU regs read
 - Freg
 - FPU regs read
 - FExec 1..4
 - 3 logical FPU pipes (FAdd, FMul, FStore)


Advanced 32-b...

- Intel Pentium 4
 - Execution Trace Cache
 - Stores decoded μ ops, not commands
 - No need to decode instr. multiple times
 - Capacity: 12/16/32 k μ ops (from cpuid description)
 - Equivalent of abt. 32-64 KB L1 (according to *Anatomia PC*)



Advanced 32-b...

- SSE2 Extension
 - Uses SSE registers: $XMM_{0..127}$
 - New data types




Advanced 32-b...

- Hyper Threading

- A kind of SMT (*Simultaneous Multi-Threading*)

- SMT: 2 physical μp 's
- HT: 1 physical μp , 2 logical μp 's
- An intermediate form between $1\mu\text{p}$ and $2\mu\text{p}$



Advanced 32-b...

- Hyper Threading
 - Available in every Pentium 4
 - But not every can have it switched on
 - HT occupies abt. 5% semiconductor
 - Few tens % higher performance
 - Goal: higher utilisation of existing exec. units
 - Good if multiple threads
 - If a thread stops, exec. units assigned to another thread
 - In contrast to MMX/SSE, any app can make use
 - Hard- & software must be prepared for HT
 - If optimal app, no gain