



Fundusze Europejskie
Wiedza Edukacja Rozwój



**Rzeczpospolita
Polska**

Unia Europejska
Europejski Fundusz Społeczny



**Politechnika Śląska jako Centrum Nowoczesnego Kształcenia
opartego o badania i innowacje**

POWR.03.05.00-IP.08-00-PZ1/17

Projekt współfinansowany przez Unię Europejską ze środków Europejskiego Funduszu Społecznego

Digital Circuits Design

**Faculty of Automatic Control, Electronics and Computer Science,
Informatics, Bachelor Degree**

Lecture 3

Time dependencies circuits – part 1

Bartłomiej Zieliński, PhD, DSc

Time circuits – part 1

Program:

(today)

- 7412x circuit family
- Properties, applications

(next week)



- 555 circuit
-

Time circuits – part 1


- Pulse generators
 - Univibrator, monostable flip-flop, monostable multivibrator
 - Upon trigger, generate output pulse of a given duration time
- Time duration
 - Few tens ns ... few tens s
 - There are also trigger (differential) circuits – up to 10 ns pulse length
 - Very long pulses (minutes, hours long) – counters, frequency dividers, etc.

Time circuits – part 1

- 74121, 74122, 74123













- 74121 – B = Schmitt input









Time circuits – part 1

- 74121 – truth table

Inputs			Outputs	
$\overline{A_1}$	$\overline{A_2}$	B	Q	\overline{Q}
0	-	1	0	1
-	0	1	0	1
-	-	0	0	1
1	1	-	0	1
1	1→0	1		
1→0	1	1		
1→0	1→0	1		
0	-	0→1		
-	0	0→1		

Time circuits – part 1



- 74123 – truth table

Inputs			Outputs	
\overline{Clr}	\bar{A}	B	Q	\bar{Q}
0	-	-	0	1
-	1	-	0	1
-	-	0	0	1
1	0	0→1		
1	1→0	1		
0→1	0	1		


Time circuits – part 1

- 74121 – non retrigerrable


- $A_1, A_2 - 1V/\mu s$
- $B - 1V/s$
- $T_p = \text{abt. } 40 \text{ ns}$
- $T = RC \ln 2, C_i \approx 20 \text{ pF}, R_i \approx 2k\Omega$
- $C = 10 \text{ pF} \dots 10 \mu\text{F}, R = 2 \dots 30 \text{ k}\Omega$
- C up to $1000 \mu\text{F}, R$ down to $1.4 \text{ k}\Omega$ (less accuracy)





$$T = CR_i \ln 2$$



$$T = C(R + R_i) \ln 2$$



$$T = CR \ln 2$$




$R_{\text{max}} = 400 \Omega$, for $R = 100 \Omega$:

$C = 10 \text{ nF}$	$T = 1.36 \mu\text{s}$
$C = 40 \text{ nF}$	$T = 4.9 \mu\text{s}$
$C = 112 \text{ nF}$	$T = 12.4 \mu\text{s}$



Time circuits – part 1

- 74121 – signal shortening circuit




idea

reality





Time circuits – part 1

- 74121 – signal lengthening circuit




idea

reality



Time circuits – part 1

- Single 74121 as a frequency generator






$$f = \frac{1}{T_1 + T_2 + t_p}$$

$$\eta = \frac{T_1}{T_1 + T_2 + t_p}$$

Time circuits – part 1

- Multiple 74121's as a frequency generator




$$f = \frac{1}{T_1 + T_2 + 2t_p}$$

$$\eta = \frac{T_1}{T_1 + T_2 + 2t_p}$$

Time circuits – part 1

- 74122, 74123 – retriggerable
 - $C < 1000 \text{ pF} \rightarrow$ diagrams




$$T = 0.32RC \left(1 + \frac{0.7}{R} \right) \approx 0.3RC$$

$$T = 0.28RC \left(1 + \frac{0.7}{R} \right) \approx 0.27RC$$

- R [k Ω], C [pF], t [ns]!
- Min time between triggers: $t[\text{ns}] = 0.22 C$ [pF]




Time circuits – part 1

- How to trigger
 - What does „retriggerrable” mean?




Time circuits – part 1

- 74123 as short pulse series generator





$$f = \frac{1}{T + t_p}$$

$$\eta = \frac{T}{T + t_p}$$



Time circuits – part 1

- 74123 as a frequency generator
 - Using a short pulse generator





$$f = \frac{1}{T_1 + t_p}$$

$$\eta = \frac{T_2}{T_1 + t_p}$$

Time circuits – part 1

- 74123 as edge delay circuit



Time circuits – part 1

- 74123 as frequency comparator

