



Fundusze Europejskie
Wiedza Edukacja Rozwój



**Rzeczpospolita
Polska**

Unia Europejska
Europejski Fundusz Społeczny



**Politechnika Śląska jako Centrum Nowoczesnego Kształcenia
opartego o badania i innowacje**

POWR.03.05.00-IP.08-00-PZ1/17


Projekt współfinansowany przez Unię Europejską ze środków Europejskiego Funduszu Społecznego

Digital Circuits Design

**Faculty of Automatic Control, Electronics and Computer Science,
Informatics, Bachelor Degree**

Lecture 10.

Field Programmable Logic Devices (FPGA)



Ph.D. Eng. **Adam Opara**

FPGA


Agenda:

- Why to use FPGA?
- Design process
- Internal structure
 - CLB (LUT4/LUT5, carry logic, FF)
 - Additional elements (block RAM, Mul/Add, PLL)
 - Connection matrix
- Types
 - Simple – only Programmable Logic
 - SoC – Programmable Logic + uP hard cores


FPGA

- Why use an FPGA not CPU (GPU)?
 - Low latency
 - Connectivity
 - Energy efficiency
 - Disadvantage – engineering costs

FPGA




FPGA




FPGA

CLB - Configurable Logic Block




- Look Up Table (LUT) small RAM implementing any 4 input logic function





FPGA




FPGA




FPGA



FPGA




FPGA




FPGA

Combinatorial blocks
(LUT)




Fast carry gen.

FPGA




FPGA






FPGA

Fast carry generation




FPGA

LUT RAM




FPGA



FPGA


- Adder/Multiplier (DSP48)



UG389_c1_01_111512


FPGA

- Adder/Multiplier (DSP48)




FPGA

- Digital Clock Manager/Phase Locked Loop




FPGA


- DCM –adjusting clock skew



FPGA – connection matrix




FPGA




FPGA

Global clocks signal distribution





FPGA

- Clock skew





FPGA

- Independent clock signals




FPGA

- Metastability







FPGA

- Metastability






FPGA

- Clock enable signal




FPGA

- Clock enable signal



FPGA



I/O Block



FPGA

I/O standards (Virtex-5):

- Nonsymmetric:
 - LVCMOS (3.3V, 2.5V, 1.8V, 1.5V, 1.2V)
 - LVTTTL
 - HSTL (1.5V, 1.8V; Class I, II, III i IV)
 - HSTL (1.2V, Class I)
 - SSTL (2.5V, 1.8V; Class I i II)
 - GTL i GTLP
 - PCI (33 i 66 MHz), PCI-X
- Differential:
 - LVDS i Extended LVDS (2.5V)
 - HT
 - LVPECL
 - BLVDS
 - ULVDS
 - HSTL (1.2V i 1.8V, Class I i II)
 - SSTL (2.5V, 1.8V; Class I i II)
 - RSDS (2.5V)



FPGA

Sources:

[1] Józef Kulisz, *Programowalne Układy Cyfrowe*

[2] www.xilinx.com